2019
DOI: 10.1007/s12633-019-00170-0
|View full text |Cite
|
Sign up to set email alerts
|

Source-Drain Junction Engineering Schottky Barrier MOSFETs and their Mixed Mode Application

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
9
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
8
1

Relationship

1
8

Authors

Journals

citations
Cited by 26 publications
(9 citation statements)
references
References 24 publications
0
9
0
Order By: Relevance
“…Nowadays, some of the latest experiments and modeling methods are showed in the table. For example, in SB-MOSFETS [9], p-type and n-type SB-MOSFETs were modeled through the combination of n-type and p-type DS SB-MOSFETs, and a digital inverter circuit with high gain was designed to realize the complementary SB-MOSFETS (C-SBMOSFET). Compared with traditional CMOS at the same voltage.…”
Section: -D Transistorsmentioning
confidence: 99%
“…Nowadays, some of the latest experiments and modeling methods are showed in the table. For example, in SB-MOSFETS [9], p-type and n-type SB-MOSFETs were modeled through the combination of n-type and p-type DS SB-MOSFETs, and a digital inverter circuit with high gain was designed to realize the complementary SB-MOSFETS (C-SBMOSFET). Compared with traditional CMOS at the same voltage.…”
Section: -D Transistorsmentioning
confidence: 99%
“…To overcome this problem, people try to form source/drain (S/D) regions with metals to replace doping based abrupt junctions. The price is the formation of the Schottky barrier between metal S/D and semiconductor; therefore, the device is called Schottky barrier metal oxide semiconductor field effect transistor (SB-MOSFET). It should be noted that the Schottky barrier (SB) is not designed as a feature that helps to improve the device characteristics but as a last resort. The conduction types of SB-MOSFET are decided by the SB heights formed on the interface between the S/D metal material and the semiconductor region.…”
Section: Introductionmentioning
confidence: 99%
“…Investigation of temperature’s effect on reliability issues of ferroelectric DS SB TFET reveals that the presence of a ferroelectric layer and the resulting negative capacitance effect increases the ON current, achieves highest I ON /I OFF ratio and reduces the SS to 23 mV/dec at 300 K [ 21 ]. Silicon on insulator SB-MOSFET (SOI SB-MOSFET) with source extension (SE) and with source drain extension (SDE) significantly reduces drain-induced barrier tunneling and produces higher I ON /I OFF and lower subthreshold swing (SS) than SOI SB-MOSFET [ 22 ].…”
Section: Introductionmentioning
confidence: 99%