SPICE sensitivity analysis of a bipolar test structure during process development

Rankin, N.S.; Walton, A.J.; McGinty, J.; Fallon, M.

doi:10.1109/icmts.2000.844429

ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095)

DOI: 10.1109/icmts.2000.844429

|View full text |Cite

SPICE sensitivity analysis of a bipolar test structure during process development

N.S. Rankin¹,

A.J. Walton²,

J. McGinty³

et al.

Abstract: This papcr prescnls a methodology for predicting the cffect of' proccss input pnramcter viiriation on SPICE parilmcters curly in the dcvclqmcnt of ii new process. This is iichievcd by using TCAD generated measurcmeiit data calibrated from tcst structure measurcment &in gathcred froni an initial process. This methodology enablcs the Sitme cxtrnction strategy to be petf(irmed on TCAD atid physical mcnsurcment data tliInughout the dcvelopment of n semiconductor process ensuring data integrity. This iissists both … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Publication Types

Select...

Other1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Statistical SPICE analysis of a 0.18 μm CMOS digital/analog technology during process development

Rankin¹,

Ng²,

Ee³

et al.

ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153)

View full text Add to dashboard Cite

This paper gives details of a methodology to extract statistical SPICE models on a developing deep sub micron CMOS technology. The approach uses a TCAD framework which integrates process, device, parameter extraction, and statistics software. The TCAD tools are calibrated by physical and electrical measurements on transistor test structures with different channel lengths. Once calibrated, a Monte Carlo experiment is run on all process control input parameters with realistic variations and the results then compared to in-line and E-test distributions. When satisfied that the variance in TCAD and measured distributions match, the framework can be used to extract BSIM3v3.2 parameters to generate statistical models. Multivariate statistics is used to determine the key process parameters which need to be controlled in-line to minimize device variation. This methodology is demonstrated using Chartered Semiconductor Manufacturing Ltd's 0.18pm CMOS core logic technology. I. MOTIVATIONThe main objective of this work is to use Technology CAD (TCAD) to generate statistical SPICE models [ l ] for a developing deep sub micron CMOS technology. The aim is to use the same extraction strategy and tools for TCAD data as would be used for measurement data. Another goal from the statistical analysis is to identify key in-line process parameters which need to be monitored to minimise device variation. The ability to produce early statistical models by this method has the potential to help process optimisation and improve product yield. A calibrated TCAD framework can also be used to predict next generation SPICE models.NMOS device which has a drawn gate length of 0 . 1 8~m and a physical thin gate oxide thickness of 30A. TCAD CALIBRATIONTCAD is a key activity for the development and understanding of advanced CMOS technology. The main goal of characterizing a CMOS process using TCAD is to develop two decks (NMOS and PMOS) which model the effects on I-V curves for different channel lengths. Therefore, it is critical to model the non-uniform vertical and lateral channel profiles for different device types which need to be calibrated for each individual technology in order to model short channel effects on transistor threshold voltage. To calibrate process simulations in-line measurements from development silicon and SIMS measurements are used to match layer thickness' and doping profiles. Device simulations were calibrated using the first revision of transistor measurement characteristics from carefully designed modelling test structures (see figure 2), suitable for SPICE extraction, and initial E-test data.

show abstract

Statistical SPICE analysis of a 0.18 μm CMOS digital/analog technology during process development

Rankin¹,

Ng²,

Ee³

et al.

ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153)

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

SPICE sensitivity analysis of a bipolar test structure during process development

Cited by 1 publication

References 4 publications

Statistical SPICE analysis of a 0.18 μm CMOS digital/analog technology during process development

Statistical SPICE analysis of a 0.18 μm CMOS digital/analog technology during process development

Contact Info

Product

Resources

About