2007
DOI: 10.1109/ted.2006.888827
|View full text |Cite
|
Sign up to set email alerts
|

Strain Engineering to Improve Data Retention Time in Nonvolatile Memory

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
6
0

Year Published

2008
2008
2021
2021

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 11 publications
(6 citation statements)
references
References 9 publications
0
6
0
Order By: Relevance
“…1,2 Uniaxial stress is also being used in nonvolatile memory ͑NVM͒ to improve the retention time. [3][4][5] In NVM, trap-assisted gate tunneling current can be a dominant factor in the retention time 6 and the reliability of the tunneling dielectric. 7,8 The high electric field during programing ͑Fowler-Nordheim tunneling͒ generates electron traps in the SiO 2 dielectric or at the SiO 2 / Si interface, resulting in trap-assisted gate tunneling.…”
Section: Impact Of Mechanical Stress On Direct and Trap-assisted Gatementioning
confidence: 99%
“…1,2 Uniaxial stress is also being used in nonvolatile memory ͑NVM͒ to improve the retention time. [3][4][5] In NVM, trap-assisted gate tunneling current can be a dominant factor in the retention time 6 and the reliability of the tunneling dielectric. 7,8 The high electric field during programing ͑Fowler-Nordheim tunneling͒ generates electron traps in the SiO 2 dielectric or at the SiO 2 / Si interface, resulting in trap-assisted gate tunneling.…”
Section: Impact Of Mechanical Stress On Direct and Trap-assisted Gatementioning
confidence: 99%
“…Figure 2͑a͒ depicts the normalized V th variation. 9 In conclusion, to minimize the initial charge loss, Si-rich film and thick interfacial layer must be avoided. If the long term charge loss follows a similar dynamics ͑similar slope between V th1h and V th24h ͒, the fast initial one varies from few percent up to 40%.…”
Section: Impact Of A-si X N Y : H Properties On Drmentioning
confidence: 99%
“…Typically, the charge trap/detrap due to the mobile ions and the change in the trap activation energy by stress have been referred as the main factors to influence the data retention characteristic [1][2][3][4][5]. Changes in Vt over a certain value induce the retention fails.…”
Section: Introductionmentioning
confidence: 99%
“…The followings are the sequence of measuring data retention on the full processed wafer: (1) Erase/Write (Program) cycling is applied on the wafer, (2) Initial Vt is measured, (3) Wafers are baked at elevated temperature for a certain time, (4) Final Vt is measured and the difference between final and initial Vt is called retention Vt shift. We could control the RI by N2O flow rate.…”
Section: Introductionmentioning
confidence: 99%