2004
DOI: 10.1109/led.2004.826295
|View full text |Cite
|
Sign up to set email alerts
|

Surface-Passivated High-Resistivity Silicon Substrates for RFICs

Abstract: Abstract-Surface passivation of high-resistivity silicon (HRS) by amorphous silicon thin-film deposition is demonstrated as a novel technique for establishing HRS as a microwave substrate. Metal-oxide-silicon (MOS) capacitor measurements are used to characterize the silicon surface properties. An increase of the quality factor (Q) of a 10-nH spiral inductor by 40% to = 15 and a 6.5-dB lower attenuation of a coplanar wave guide (CPW) at 17 GHz indicate the beneficial effect of the surface passivation for radio … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
51
0

Year Published

2005
2005
2020
2020

Publication Types

Select...
6
1
1

Relationship

2
6

Authors

Journals

citations
Cited by 110 publications
(51 citation statements)
references
References 16 publications
0
51
0
Order By: Relevance
“…Consequently, accumulation, depletion, and inversion layer formation will be prevented and the additional source of loss will be eliminated. Such a high trap density can be achieved through a high-dose implantation of a neutral impurity, such as argon [13], [14] into the silicon surface region or by depositing a thin highly defective silicon layer such as poly-crystalline silicon [9] or amorphous silicon [16] onto the wafer. For the experiments presented in this paper, we used an implantation of argon at a dose of 10 cm to form the SP HRS [16].…”
Section: Device and Component Integrationmentioning
confidence: 99%
See 1 more Smart Citation
“…Consequently, accumulation, depletion, and inversion layer formation will be prevented and the additional source of loss will be eliminated. Such a high trap density can be achieved through a high-dose implantation of a neutral impurity, such as argon [13], [14] into the silicon surface region or by depositing a thin highly defective silicon layer such as poly-crystalline silicon [9] or amorphous silicon [16] onto the wafer. For the experiments presented in this paper, we used an implantation of argon at a dose of 10 cm to form the SP HRS [16].…”
Section: Device and Component Integrationmentioning
confidence: 99%
“…This, however, brings several technological issues in focus that may form bottlenecks, in particular the considerable losses in the conventional silicon substrates [6]. Currently, resistivities of at most [10][11][12][13][14][15][16][17][18][19][20] cm [low-resistivitysilicon(LRS)]arebeingused.Thiscorrespondsto conductivities that lead to considerable substrate losses and, thus, to excessive attenuation of integrated transmission lines [7] and reduced quality factors of on-chip inductors [8]. III-V-based processes have ideal substrates in that respect, but these lack other important properties such as high thermal conductivity and high and frequency-independent permittivity that qualify silicon as a true microwave substrate [7].…”
mentioning
confidence: 99%
“…Hence, when high RF or dc power levels are involved, measures have to be taken to facilitate the transfer of heat away from the coil. A possible solution is the use of very thick metal for reduced thermal resistance of the coil or the consideration of inductors built on low-loss, yet thermally well conducting, substrates such as high resistivity silicon [10].…”
Section: Discussionmentioning
confidence: 99%
“…The best alternative in this case, in fact, is to use nonsuspended coils. In order to provide a coil structure that features both a high Q and a high thermal conductivity to the substrate, one should consider fabricating coils on substrates with low RF loss yet good thermal conductivity, such as HRS [2]- [4]. The comparison of experimental data obtained (see Fig.…”
Section: Thermal Management In Suspended Coilsmentioning
confidence: 99%
“…Solutions to the substrate loss include the use of high-resistivity Si (HRS) [2]- [4], thick dielectric layers [5]- [8], proton bombardment of Si [9], [10], and oxidized deep trenches [11], [12]. Although effective, such methods involve major modification of the core device integration process, leading to process incompatibility and, thus, considerably higher cost.…”
mentioning
confidence: 99%