Switching pMOS Sense Amplifier for High-Density Low-Voltage Single-Ended SRAM

Abstract

A switching pMOS sense amplifier (SPSA) is proposed for high-speed single-ended static RAM sensing. By using the same pull-up pMOS transistor for sensing and precharging the bit-line, the performance is enhanced, and the power consumption is reduced. A keeper that compensates bit-line leakage is also employed, and a minimum operating voltage of 0.51 V is obtained. Compared to the previous dynamic pMOS sense amplifier and AC-coupled sense amplifier (ACSA), the sensing time is improved by 55% and 10%, respectively, and the power consumption is reduced by 12% and 44%, respectively. Furthermore, the area of the SPSA is estimated to be 43% smaller than that of the ACSA. Although the SPSA has a 59% larger area than a dynamic pMOS sense amplifier, the area overhead can be mitigated by allocating a larger number of cells per bit-line (CpBL) because the performance of the SPSA is still better than that of the dynamic pMOS, even with a CpBL that is two times larger.Index Terms-AC-coupled sense amplifier, high-speed sensing amplifier, single-ended static RAM (SRAM), SRAM sensing.

Five-Transistor Single-Port SRAM Bit Cell with Hight Speed and Low Standby Current

“…The removal of such access transistor allows for an area savings up to 20-30% compared to the conventional 6T SRAM cell, while its power consumption is substantially reduced by one half [15]. Although the conventional 5T SRAM cells offer such significant reduction in power consumption, a critical drawback is shown that in SRAM cells configured with single-ended bit line, whenever a write operation is performed, a write failure may occur [16][17]. In particular, it is relatively difficult to write a logical '1' to a cell if the cell currently stores a logical '0'.…”

Novel Low Power Cross-Coupled FET-Based Sense Amplifier Design for High-Speed SRAM Circuits

“…In 65-nm CMOS technology with various operational modes, the usefulness of body biasing in lowering offset is examined. The DIBBSA with floating output nodes (DIBBSA-FL) / DIBBSA with predischarge output nodes (DIBBSA-PD) works consistently at 0.4 VDD from 0 to 75 degrees C. In low-voltage planner CMOS SRAMs, DIBBSA-FL/PD can replace standard SAs [ 7 , 8 , 9 , 10 ]. For our proposed design, the negative wordline technique was used to improve power consumption.…”