Systemc and OCAPI-XL Based System-Level Design for Reconfigurable Systems-on-Chip

Tiensyrjä, Kari; Cupak, M.; Masselos, K.; Pettissalo, Marko; Potamianos, K.; Qu, Yang; Rynders, Luc; Vanmeerbeeck, Geert; Voros, Nikos S.; Zhang, Yan

doi:10.1007/0-387-26151-6_18

Cited by 5 publications

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Within the ADRIATIC project (e.g., Pelkonen et al [2003], Tiensyrja et al [2004]), the reconfigurable modules are modeled as bus slaves with strict requirements to the interface (read, write operations including an address). Several of these components are then combined into a so-called dynamically reconfigurable fabric (DRCF).…”

Section: Related Workmentioning

confidence: 99%

ReChannel

Raabe

Hartmann

Anlauf

2008

ACM Trans. Des. Autom. Electron. Syst.

View full text Add to dashboard Cite

With the ongoing integration of (dynamic) reconfiguration into current system models, new methodologies and tools are needed to help the designer during the development process. This article introduces a language extension for SystemC along with a design methodology for describing and simulating dynamically reconfigurable systems at all levels of abstraction. The presented library provides maximum freedom of description of reconfiguration behavior and its control, while featuring simulation of runtime configuration, removal, and exchange of custom modules as well as third-party IP-cores during the complete architecture refinement process. When designing at RTlevel, the resulting hardware description can easily be synthesized by standard synthesis tools. ACM Reference Format:Raabe, A., Hartmann, P. A., and Anlauf, J. K. 2008. ReChannel: Describing and simulating reconfigurable hardware in systemC.

show abstract

Section: Related Workmentioning

confidence: 99%