2017 20th International Conference of Computer and Information Technology (ICCIT) 2017
DOI: 10.1109/iccitechn.2017.8281858
|View full text |Cite
|
Sign up to set email alerts
|

TCAD based performance analysis of junctionless cylindrical double gate all around FET up to 5nm technology node

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
9

Relationship

0
9

Authors

Journals

citations
Cited by 14 publications
(8 citation statements)
references
References 17 publications
0
8
0
Order By: Relevance
“…Micromachines 2019, 10, 847 9 of 11 Figure 9. Band-to-band tunneling generation with three different alpha particle energy injections (3,6, and 9 MeV) at the (a) source, (b) channel, and (c) drain.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Micromachines 2019, 10, 847 9 of 11 Figure 9. Band-to-band tunneling generation with three different alpha particle energy injections (3,6, and 9 MeV) at the (a) source, (b) channel, and (c) drain.…”
Section: Resultsmentioning
confidence: 99%
“…As semiconductor technology continues to scale down, a 5-nm technology node has been produced that is considered to be the most significant three-dimensional (3D) fin field-effect transistor (FinFET) architecture utilized since the 22-nm technology node [1][2][3][4][5]. Recently, 3D gate-all-around semiconductor devices, such as multi-nanowire and multi-nanosheet devices, have been attracting attention [6][7][8]. Carrier transport from the planar MOS field-effect transistor (MOSFET) to the 3D FinFET is based on the drift-diffusion (DD) transport mechanism.…”
Section: Introductionmentioning
confidence: 99%
“…In JLFETs, the majority carriers are conducted in the center of the channel instead of the surface, and the majority carriers in the channel are completely depleted by the gate bias to shut down the device. Moreover, the multigate structure can effectively improve the gate-tochannel control capability, so JLFET devices usually use a double gate to achieve complete channel depletion [8]. It has been verified that the gate metal of JLFETs must have a work function greater than 5.0 eV to completely deplete the Si body to reach the off state [2].…”
Section: Odlična Učinkovitost Dvovratnega Brezspojnega Poljskega Tranmentioning
confidence: 99%
“…In addition, negative capacitance field-effect transistors (NCFETs), which are fabricated by drawing into the ferroelectric (FE) material behaving as a series of NC stacked on the gate of the traditional complementary metal-oxide-semiconductor (CMOS) devices generally possess a higher performance and lower power consumption [8][9][10]. Owing to the good compatibility of the doped HfO2 layer with conventional high-κ semiconductor technology, the NCFETs have great potential to realize ultra-low power consumption and highefficient switching even for sub-3 nm technology node [11]. Therefore, JL-FETs with NC effect are considered as a promising candidate for fabricating next generation advanced CMOS devices in lower power application.…”
Section: Introductionmentioning
confidence: 99%