Proceedings 1998 IEEE International Workshop on IDDQ Testing (Cat. No.98EX232)
DOI: 10.1109/iddq.1998.730726
|View full text |Cite
|
Sign up to set email alerts
|

Test input generation for supply current testing of bridging faults in bipolar combinational logic circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Publication Types

Select...
2

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 11 publications
0
2
0
Order By: Relevance
“…Characteristic parameters are derived from the circuit files by SPICE simulation and the mean value and the variance are calculated for each inserted bridging fault. In our experiments, it is determined whether the fault can be detected with the specified level of significance(a) like in [16,17]. Since usually, either 0.1 or 0.01 is used as a, they are used in our experiments.…”
Section: Testability Of Our Iddq Test For Process Variationmentioning
confidence: 99%
See 1 more Smart Citation
“…Characteristic parameters are derived from the circuit files by SPICE simulation and the mean value and the variance are calculated for each inserted bridging fault. In our experiments, it is determined whether the fault can be detected with the specified level of significance(a) like in [16,17]. Since usually, either 0.1 or 0.01 is used as a, they are used in our experiments.…”
Section: Testability Of Our Iddq Test For Process Variationmentioning
confidence: 99%
“…Since any generation methods for the test inputs have not be developed, the test inputs in Table 1 are used in our experiments. All of the bridging faults in the CUT can be activated by the test input vectors at least once, which are generated by the random algorithm presented in [16]. The test input sequence in Table 1 is obtained with random numbers.…”
Section: Testability Of Our Iddq Test For Process Variationmentioning
confidence: 99%