Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15) 2015
DOI: 10.1109/nanoarch.2015.7180603
|View full text |Cite
|
Sign up to set email alerts
|

Transmission gate-based approximate adders for inexact computing

Abstract: Power dissipation has become a significant concern for integrated circuit design in nanometric CMOS technology. To reduce power consumption, approximate implementations of a circuit have been considered as a potential solution for applications in which strict exactness is not required. In approximate computing, power reduction is achieved through the relaxation of the often demanding requirement of accuracy. In this paper, new approximate adders are proposed for low-power imprecise applications by using logic … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
52
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
4
2
1
1

Relationship

1
7

Authors

Journals

citations
Cited by 73 publications
(52 citation statements)
references
References 14 publications
0
52
0
Order By: Relevance
“…Recent research of approximate arithmetic circuits is concentrated on reduction in transistor count as well as critical path as compared with the accurate FAs. Recently, two transmission gate‐based inexact FAs, TGA1 and TGA2, are presented which consist of 16 and 22 transistors, respectively. The output carry of TGA1 follows directly one of the input B.…”
Section: Review Of Previous Workmentioning
confidence: 99%
See 1 more Smart Citation
“…Recent research of approximate arithmetic circuits is concentrated on reduction in transistor count as well as critical path as compared with the accurate FAs. Recently, two transmission gate‐based inexact FAs, TGA1 and TGA2, are presented which consist of 16 and 22 transistors, respectively. The output carry of TGA1 follows directly one of the input B.…”
Section: Review Of Previous Workmentioning
confidence: 99%
“…Recently, two transmission gate-based inexact FAs, TGA1 and TGA2, 13 are presented which consist of 16 and 22 transistors, respectively. The output carry of TGA1 follows directly one of the input B.…”
Section: Review Of Previous Workmentioning
confidence: 99%
“…An expression for variance of error of AMA 1-5 adders [4] and Lower part OR adder (LOA) [5] is obtained in [11] empirically by regression assuming uniform inputs, and heuristics are used to solve the approximationlevel optimization problem. In [12], AMA 1-5 adders and Transmission Gate based Approximate adders TGA I-II [13] are considered. An expression for mean square error (MSE) is obtained assuming that the distribution of inputs and error are uniform.…”
Section: Introductionmentioning
confidence: 99%
“…These designs cut the carry propagation chain to induce some errors to approximately calculate the results. Another type for reducing the critical path delay and power consumption is to approximate functional behavior by implementing a different Boolean function from a conventional adder, e.g., [6,7,8,9].…”
Section: Introductionmentioning
confidence: 99%