2018
DOI: 10.1109/tvlsi.2018.2851943
|View full text |Cite
|
Sign up to set email alerts
|

Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2020
2020

Publication Types

Select...
2

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 28 publications
0
1
0
Order By: Relevance
“…This fluctuation induces the switching stochasticity, which is not controllable. This implies eliminating the intrinsic error is not possible even if various circuits and architectures techniques have been proposed to compensate this stochasticity [56,66].…”
Section: Channel Currentmentioning
confidence: 99%
“…This fluctuation induces the switching stochasticity, which is not controllable. This implies eliminating the intrinsic error is not possible even if various circuits and architectures techniques have been proposed to compensate this stochasticity [56,66].…”
Section: Channel Currentmentioning
confidence: 99%