Ultra compact pulse shrinking TDC on FPGA

Li, Xiang; Yang, Ping; Wu, Tianjian; Zhou, Moke

doi:10.1016/j.measurement.2022.111874

Cited by 7 publications

(3 citation statements)

References 31 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The measured resolutions at different temperatures are plotted in Fig. 10 against results from a pulse shrinking TDC [28]. An observable improvement in the temperature stability is confirmed.…”

Section: B Resolution Temperature Stabilitymentioning

confidence: 79%

See 1 more Smart Citation

Cross Talking TDC

Xiang

2023

Preprint

View full text Add to dashboard Cite

A pulse stretching Time to Digital Converter (TDC) exploits the crosstalk effect on FPGA routing tracks is proposed. The principle idea is to superpose an induction voltage on the rising edge to lower its logic high toggling point while maintaining the falling edge intact. Thanks to the constant back induction voltage on the coupled transmission line, logic pulses can be stretched in a consistent manner. The focus of this cross-talking TDC is to ameliorate the delay variations caused by temperature changes in conventional TDC designs. Theoretical analysis of temperature stabilities on pass-transistors, track buffers and metal wires is presented. Mathematical models are derived to compare their respective delay changes. Detailed calculations are performed using an α power law based transition delay model with device parameters extracted from both the 0.18µm TSMC process and the 22nm FinFET process according to previous articles. The impact of error accumulation on series connected transistor lines are emphasized, which is compared with the temperature response of an interconnect crosstalk, where only femtosecond scale impact is expected. Meanwhile, the resolution manipulation capability, the time synchronization design and a noise filtering circuit are discussed. Experiments were conducted at different temperatures on commercial devices. During tests, the single shot precision, the effective resolution, and the non-linearity performance have all reached state-of-the-art. Noting that, 80fs resolution was observed. Most importantly, improvement on temperature stability is confirmed.

show abstract

Section: B Resolution Temperature Stabilitymentioning

confidence: 79%

“…3) The different driving capability and loading effect of an in-homogeneous gate results in aspect ratio variation between adjacent gates [28]; 4) The hysteresis effect on a SOI based CMOS circuit leads to delay variations [31]. Fortunately, level restorers abstracted in Fig.…”

Section: B Resolution Temperature Stabilitymentioning

confidence: 99%

Cross Talking TDC

Xiang

2023

Preprint

View full text Add to dashboard Cite

show abstract

“…The essence of FPGA is to design a chip. Its development process is compiled, integrated, laid out and wired by EDA tools through Verilog and other hardware description languages, and finally loaded into the FPGA device to complete the realized functions [4]. The hardware description language describes the combinatorial logic and sequential logic circuit, the degree and logic are the circuit composed of and, not, or, and the sequential circuit is the trigger.…”

Section: Basic Knowlagent Of Fpgamentioning

confidence: 99%

Design and Simulation of IIC based on FPGA

Xu¹

2023

HSET

View full text Add to dashboard Cite

The Inter-Integrated Circuit (IIC) bus has been widely used in the industry these years. Because it is very simple and bidirectional, IIC has been widely developed in the field of communication engineering and electronic engineering. It is simple and bidirectional. Developed by Philips, IIC just requires two wires to transfer information. The Field Programmable Gate Array (FPGA) is the product of further development of programmable devices. IIC work out the shortcomings of custom circuits and the problem of the restricted number of gates of the primitive programmable devices. This paper introduces the knowledge of FPGA, IIC bus system, and simulation software, and rewrites the IIC bus using FPGA, and finally successfully derives the simulation waveform to enhance the promotion of IIC technology. There is no doubt that the research of this paper further strengthens the development of IIC bus technology, promotes the application of IIC bus technology and promotes the progress of communication industry.

show abstract