2019
DOI: 10.1038/s41928-019-0326-y
|View full text |Cite
|
Sign up to set email alerts
|

Wafer-scalable, aligned carbon nanotube transistors operating at frequencies of over 100 GHz

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

2
79
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 67 publications
(81 citation statements)
references
References 44 publications
2
79
0
Order By: Relevance
“…High-density aligned SWNTs are necessary for high-performance digital electronics, because they have reduced contact resistance and improved output current, and they can achieve highly linear signal amplification [ 147 ]. Arnold et al reported a dose-controlled, floating evaporative self-assembly (DFES) method for the alignment of SWNTs [ 53 , 54 , 148 ].…”
Section: Applications Of Polymer-sorted Swntsmentioning
confidence: 99%
See 1 more Smart Citation
“…High-density aligned SWNTs are necessary for high-performance digital electronics, because they have reduced contact resistance and improved output current, and they can achieve highly linear signal amplification [ 147 ]. Arnold et al reported a dose-controlled, floating evaporative self-assembly (DFES) method for the alignment of SWNTs [ 53 , 54 , 148 ].…”
Section: Applications Of Polymer-sorted Swntsmentioning
confidence: 99%
“…They could achieve a density of ~50 SWNTs μm −1 [ 53 ]. Recently, Zhou et al used the DFES method to deposit high density aligned SWNTs and fabricated radio-frequency (RF) CMOS devices with maximum operation frequencies over 100 GHz [ 147 ]. In order to drive the required current for logic circuits, the density of aligned SWNTs should be 100–200 SWNTs μm −1 (SWNT pitch is between 5–10 nm) [ 22 , 149 ].…”
Section: Applications Of Polymer-sorted Swntsmentioning
confidence: 99%
“…[119] CNT FETs on rigid substrates have been extensively explored over the last decade or so with the majority effort centered on competing with Si CMOS for logic applications. [118,[120][121][122] Impressively, CNF FET with a gate length as small as 5 nm [123] and a computer processor made by more than 14 000 CMOS CNT FETs [124] have been demonstrated. Although CNT integrated circuits can be made on plastic substrate [125] and RF FETs have been fabricated on rigid substrate with high performance (f T / f max of 86 GHz/85 GHz, simultaneously), [126] the development of CNT-based flexible microwave transistors significantly lags behind and the RF performance of CNT transistors on plastic substrate remain modest.…”
Section: Flexible Microwave Transistors Based On Emerging Low-dimensimentioning
confidence: 99%
“…Y Dem represents the deembedded Y -parameters. The three-step parasitic de-embedding method has been considered suitable to be applied to CNTFET characterization due to the high operation frequency expected in this technology [7][8][9][10][11] where an appropriate deembedding method can improve accuracy of the device experimental data [24,26]. Notice that the extracted extrinsic parameters do not consider the contribution of the contact resistances at the source and drain sides since these resistances are produced on the interface between CNTs and contact metallizations.…”
Section: Extraction Of the Extrinsic Parametersmentioning
confidence: 99%