2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip 2011
DOI: 10.1109/vlsisoc.2011.6081660
|View full text |Cite
|
Sign up to set email alerts
|

Worst case analysis for evaluating VLSI circuit performance bounds using an optimization method

Abstract: The process variations are unavoidable in today's VLSI circuits due to the continuing scaled IC technologies, therefore, the likely behaviors of VLSI circuits with process variations may fail to meet the performance specifications. This paper addresses an efficient method to evaluate the performance bounds of VLSI circuits with process variations in time domain. The described approach proceeds by solving a Nonlinear Programming (NLP) problem to find the upper and lower bounds of the interested outputs, either … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2013
2013
2017
2017

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 9 publications
0
3
0
Order By: Relevance
“…Compared with the methods in [33] and [34] that also employed nonlinear constrained optimization to compute transient performance bounds of analog circuits under process variations, the approach we proposed in this paper has several advantages. Using different approximation methods, the authors in [33] compute the derivations of the linearized analog circuit models and derive the bound of the circuit response in transient domain. Also in [34], a symbolic MNA formulation is applied on a linearized analog circuit model.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…Compared with the methods in [33] and [34] that also employed nonlinear constrained optimization to compute transient performance bounds of analog circuits under process variations, the approach we proposed in this paper has several advantages. Using different approximation methods, the authors in [33] compute the derivations of the linearized analog circuit models and derive the bound of the circuit response in transient domain. Also in [34], a symbolic MNA formulation is applied on a linearized analog circuit model.…”
Section: Discussionmentioning
confidence: 99%
“…Furthermore, the proposed methods do not consider the sensitivity of their bound analysis to the initial condition. Moreover, the work in [33] and [34] consider the optimization solution for each time step as the stating point of the next time step to speedup the bound analysis at the cost of the accuracy. In contrast, our method directly handles device-level nonlinear models of analog circuits and considers a complete possible set of initial conditions.…”
Section: Discussionmentioning
confidence: 99%
“…However, the affine interval method can lead to over-conservative results. Recently, Saibua et al [2011] applied an optimization-based method to compute the bounds. Another recent work [Song et al 2013], using reachability analysis, can also efficiently generate variation-induced performance bounds.…”
Section: Introductionmentioning
confidence: 99%