A fully integrated transceiver in a 0.13µm CMOS technology including on-chip Power Amplifier (PA) for digital cordless telephone standards is presented. The PA exhibits an output power of P OUT = 26dBm. The implemented frequency synthesizer shows robustness against PA coupling, excellent phase noise performance and fast settling time. The fully integrated receiver deploys a low Intermediate Frequency (IF) architecture with a very low noise, low current consumption front-end and a complex band pass filter for channel selection. The receiver is measured to achieve a sensitivity level of P 0.1% = -96dBm. The transceiver uses I TX = 35mA in transmit mode and I RX = 25mA in receive mode from a regulated V TRX = 1.5V supply. The PA shows a power added efficiency (PAE) of more than 30% at a V PA = 2.5V direct-connect-to-battery supply. The transceiver is developed as a part of a complete System-on-Chip (SoC) cordless phone.

No abstract

No abstract

A CMOS receiver for the Global Positioning System (GPS) is presented. It is designed in a 0.13µm standard CMOS process and is fully integrated for the needs of a System-on-Chip (SoC) solution for GPS and Assisted GPS (A-GPS). It provides the needed frequency conversion, gain and filtering for GPS signals without any other external components than those required for matching and decoupling. The receiver includes the local oscillator (LO) signal generation and all needed supply voltage regulators. The achieved noise figure (NF) of the receiver is 1.8dB, including losses of external filtering for blocking requirements.