No abstract

No abstract

No abstract

In this paper, the threshold voltage of fully depleted silicon on insulator device with geometry scale down below 100nm is investigated deeply. All the device simulations are performed using SILVACO Atlas device simulator. Several ways to control the threshold voltage are proposed and simulated. Threshold voltage changing with the silicon film thickness, channel doping concentration, gate oxide thickness and gate electrode work function is simulated. One short channel NMOS and one PMOS FDSOI device structure with effective channel length 90nm and 30nm silicon film thickness are designed.