International audienceSilicon nanowires (SiNWs) are synthesized following two methods: i) the VLS (Vapor-Liquid-Solid) growth technique (bottom up approach), and ii) the sidewall spacer fabrication (top down approach) commonly used in microelectronic industry. The VLS growth technique uses gold nanoparticles to activate the vapor deposition of the precursor gas and to initiate 100 nm diameter SiNWs network growth. In the case of the sidewall spacer method, a polysilicon layer is deposited by LPCVD (Low Pressure Chemical Vapor Deposition) technique on SiO2 wall patterned by conventional UV lithography technique. Polysilicon film is then plasma etched. Accurate control of the etching rate leads to the formation of spacers with a 100 nm curvature radius that can be used as polysilicon NWs. Each kind of nanowires is integrated into resistors fabrication. Electrical measurements show the potential use of these SiNWs based resistors as gas sensors for ammonia (NH3) and smoke detection

No abstract

Temperature dependence of electrical properties in N-and P-type in situ doped polycrystalline silicon nanowires synthesized by the sidewall spacer formation technique has been studied. Experimental analysis has been carried out for a temperature range from 200 K to 530 K on in situ doped polycrystalline silicon nanowires with doping level varying from 2 × 10 16 to 9 × 10 18 cm −3 . Results show that for N-and P-type doped samples the temperature dependence of the conductivity follows the 3D variable range hopping model due to hopping between localized electronic states near the Fermi level. The corresponding densities of states are determined following exponential (tail states) distributions associated to the statistical shift of the Fermi level.

Silicon nanowires (SiNWs) are synthesized following two methods: i) the VLS (Vapor-Liquid-Solid) growth technique (bottom up approach), and ii) the sidewall spacer fabrication (top down approach) commonly used in microelectronic industry. The VLS growth technique uses gold nanoparticles to activate the vapor deposition of the precursor gas and initiate a 100 nm diameter SiNWs network growth. In the case of the sidewall spacer method, a polysilicon layer is deposited by LPCVD (Low Pressure Chemical Vapor Deposition) technique on SiO 2 wall patterned by conventional UV lithography technique. Polysilicon film is then plasma etched. Accurate control of the etching rate leads to the formation of spacers with a 100 nm curvature radius that can be used as polysilicon NWs. Each kind of nanowires is integrated into resistors fabrication. Electrical measurements show the potential usefulness of these SiNWs as chemical sensors.

Silicon nanowires (SiNWs) are synthesized via the Vapor-Liquid-Solid (VLS) mechanism using gold (Au) as metal catalyst and silane (SiH 4) as precursor gas. Au nanoparticles are employed as liquid droplets catalysis during the SiNWs growth performed in a hot wall LPCVD reactor at 480°C and 40 Pa. SiNWs local synthesis at micron scale is demonstrated using classical optical photolithography process. SiNWs grow with high density anchored at the dedicated catalyst islands. This resulting network is used to interconnect two heavily doped polysilicon interdigitated electrodes leading to the formation of electrical resistors in a coplanar structure. Current-voltage (I-V) characteristics highlight a symmetric shape. The temperature dependence of the electrical resistance is activated, with activation energy of 0.47 eV at temperatures greater than 300K.