Term rewriting systems have been used in automatic theorem proving.A canonical term rewriting system for boolean algebra recently discovered, and a refutation technique using Knuth-Bendix completion procedure can be used to prove boolean formulas arising in logic verification.In this paper a design verification system based on term rewriting techniques is presented. It can prove total correctness of combinational circuits without exhaustive simulation.A protqtype system implemented on a Motorola 68010 based workstation shows that the system performs favorably compared to a simulator.
We present a method for the automatic generation of test vectors for functional verification, giving the advantages of random and directed testing. We show the use of a formal specification as input to a test generator. We present techniques for the efficient implementation of the generator. We discuss our experience with this method applied to commercial designs. We show how our approach is a stepping stone towards practical formal verification.
This paper will present tools that were used in the development of test patterns for Rambus memory devices. Three tools will be presented in this paper, Radical, the RL pre-processor, and Rad2MTL. RL. and Rad2MTL exploit the capabilities of an executable software model for Rambus DRAMS (Radical) to allow a user to create patterns in a language that supports packetbased protocols and translate the pattern to the Algorithmic Pattern Generator language (MTL) of a memory tester.
BackProundSince the development of the first semiconductor memories there has been an evolution to support the ever increasing performance of the devices. Processor speeds have increased far faster than memory speeds, resulting in a performance gap that often results in memory being the limiting factor in system design.The first memory devices were designed with basic cores whose operations were simple reads and writes.To address the need for higher device performance the speed of the cores has been increased through design and process improvements. For the most part, these improvements were small and the need for performance continued to outpace the increases provided through memory core enhancements. Even with an evolution towards wider data words to increase bandwidth, the performance of memory devices continued to lag behind processor performance.
Figure 1: An example of a basic memory deviceModem computing platforms use advanced processor techniques such as prefetching and superscalar processing, which increase overall system performance. However, these techniques have two important side effects. The first is that they often increase memory system concurrency by issuing simultaneous memory references to the memory system. The second side effect is that they increase memory system bandwidth requirements. A further evolution to memory devices was the addition of logic, buffers and memory core segmentation to the memory devices to pipeline and interleave the information from the core so that data could be transferred at higher ITC INTERNATIONAL TEST CONFERENCE 0-7803-6546-1/00 $10.00 0 2000 IEEE
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.