W. Klatzer scite author profile

Asymmetrical switching errors introduce even harmonic distortion products in the differential output signal of a current-steering NRZ D/A-converter. Dynamic Element Matching techniques, originally intended to shape the mismatch induced nonlinearity into wide-band noise, can even worsen the dynamic performance of such converters due to their increased switching activity. A simple mathematical model to formalize this effect is presented and verified with simulations.

show abstract

A 1.5V 13bit 130-300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0.13μm CMOS

Clara¹,

Klatzer²,

Gruber³

et al. 2008

View full text Add to dashboard Cite

Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13μm CMOS

Giotta

Pessl

Clara

et al.

View full text Add to dashboard Cite

A 350MHz low-OSR ΔΣ current-steering DAC with active termination in 0.13μm CMOS

Clara

Klatzer

Wiesbauer

et al.

View full text Add to dashboard Cite

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

W. Klatzer

A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13¿m CMOS

Nonlinear distortion in current-steering D/A-converters due to asymmetrical switching errors

A 1.5V 13bit 130-300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0.13μm CMOS

Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13μm CMOS

A 350MHz low-OSR ΔΣ current-steering DAC with active termination in 0.13μm CMOS

Contact Info

Product

Resources

About

W. Klatzer

A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13¿m CMOS

Nonlinear distortion in current-steering D/A-converters due to asymmetrical switching errors

A 1.5V 13bit 130-300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0.13&#x03BC;m CMOS

Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13μm CMOS

A 350MHz low-OSR ΔΣ current-steering DAC with active termination in 0.13μm CMOS

Contact Info

Product

Resources

About

A 1.5V 13bit 130-300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0.13μm CMOS