2007
DOI: 10.1109/isscc.2007.373388
|View full text |Cite
|
Sign up to set email alerts
|

A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13¿m CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
15
0

Year Published

2009
2009
2016
2016

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 28 publications
(15 citation statements)
references
References 2 publications
0
15
0
Order By: Relevance
“…We concluded with a SFDR comparison with state-of-the-art CMOS DACs at similar sampling rate (f s ), as shown in Fig.5. Compared to the DACs with conventional calibrations [1][2], this work achieves much better SFDR and maintains above 78dBc in the whole Nyquist band. Compared to the best published DEM DAC [5], this work has 21dB better NSD and comparable SFDR.…”
Section: Discussionmentioning
confidence: 99%
See 2 more Smart Citations
“…We concluded with a SFDR comparison with state-of-the-art CMOS DACs at similar sampling rate (f s ), as shown in Fig.5. Compared to the DACs with conventional calibrations [1][2], this work achieves much better SFDR and maintains above 78dBc in the whole Nyquist band. Compared to the best published DEM DAC [5], this work has 21dB better NSD and comparable SFDR.…”
Section: Discussionmentioning
confidence: 99%
“…A 14b 200MS/s DAC with SFDR>78dBc, IM3<-83dBc and NSD<-163dBm/Hz across the whole Nyquist Band enabled by Dynamic-Mismatch Mapping Introduction Process variation and layout asymmetry in current sources, latches, clock distribution etc., are error sources that result in amplitude & timing mismatch errors in a DAC and limit the performance [1][2][3][4][5][6]. Existing calibration techniques only focus on amplitude errors, such as trimming current sources [1][2] and static-mismatch mapping (SMM) [3]. However, as signal and sampling frequencies increase, the effect of timing errors will dominate that of the amplitude errors.…”
Section: Fig1 Dynamic Mismatchmentioning
confidence: 99%
See 1 more Smart Citation
“…Some more intricate solutions as: -a ΣΔ calibration analog to digital converter used for measuring the mismatch between current sources coupled with a calibration DAC which applies the correction [2], -using an analog calibration loop for each current source [3], -minimization of the "dynamic INL" related to the mismatch between the transients resulting when a certain current source is connected to the positive output node and to the negative output node [4] have been developed.…”
Section: Introductionmentioning
confidence: 99%
“…Dynamic element matching is another technique that randomizes the selection of the sub-elements so that any mismatch among them appears as random noise. Also in digital calibration loops, it has been reported that randomizing the calibration period can help reduce undesired harmonic tones that arise due to periodicity [13].…”
Section: Introductionmentioning
confidence: 99%