We present an anomalous latchup failure phenomenon related to the large Nwell resistor associated with the generic RC-triggered, MOSFET-based Active Clamp circuit for on-chip ESD protection between VCC and VSS buses. A novel Active Clamp circuit with PMOS feedback technique has been proposed to reduce the IC's susceptibility to Latchup during negative current injection at neighboring 1 1 0 pads or false triggering of the RC trigger circuit due to noise on the VCC power line. The effectiveness of this new Active Clamp circuit is confirmed by our experiment and simulation results.
Experimental results show ESD level will become worse if more I/O pins are connected to the ground during I/O to I/O ESD zapping for the substrate pumped Bus Switch ICs. As a result, it will fail +1KV during I/O to all other I/Os HBM ESD zapping configuration. A new substrate-triggered ESD protection structure is proposed to increase the ESD robustness of this special bus switch product. The test results show the IC with this new ESD protection structure can pass +3kV HBM ESD test.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.