2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2014
DOI: 10.1109/isscc.2014.6757389
|View full text |Cite
|
Sign up to set email alerts
|

10.2 A 28nm HPM heterogeneous multi-core mobile application processor with 2GHz cores and low-power 1GHz cores

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2015
2015
2017
2017

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…Each of these architectures exploit characteristics of benchmarks such as data-level parallelism, pipelined data flow, specialized memory access patterns to improve performance and energy savings. Heterogeneous SMP:The 28nm Renesas electronics quad/octa core mobile application processor [18], ARM big.LITTLE platform, Nvidia Tegra propose combining high performance cores and low power cores with adaptive voltage scaling techniques. Media Tek 28nm heterogeneous mobile processor [32] consisting of ARM Cortex A15 and A7 cores includes several power, thermal and performance optimizations.…”
Section: Related Workmentioning
confidence: 99%
“…Each of these architectures exploit characteristics of benchmarks such as data-level parallelism, pipelined data flow, specialized memory access patterns to improve performance and energy savings. Heterogeneous SMP:The 28nm Renesas electronics quad/octa core mobile application processor [18], ARM big.LITTLE platform, Nvidia Tegra propose combining high performance cores and low power cores with adaptive voltage scaling techniques. Media Tek 28nm heterogeneous mobile processor [32] consisting of ARM Cortex A15 and A7 cores includes several power, thermal and performance optimizations.…”
Section: Related Workmentioning
confidence: 99%
“…However, the improvement is negligible and cannot sustain couple of cycles of voltage drop. Reference [4] proposed a methodology to…”
Section: Distributed On-chip Voltage Compensatormentioning
confidence: 99%
“…In the aspect of circuits, most dynamic thermal management schemes, such as the clock gating technique, power gating, and sleep transistor insertion techniques, are often implemented in low-power design to alleviate the thermal issue [4]. By decreasing frequency and voltage, even powering OFF some functional units to reduce the on-die junction temperature, a thermal throttling sensor was calibrated to keep the operating temperature within the specified range [5]. However, these techniques were carried out at the cost of extra area, performance, and sensor noise penalty.…”
Section: Introductionmentioning
confidence: 99%