12.6 Capacitor-current-sensor calibration technique and application in a 4-phase buck converter with load-transient optimization

Huang, Shyh-Jier; Fang, Kuan-Yu; Huang, Yiwei; Chien, Shih-Hsiung; Kuo, Tai‐Haur

doi:10.1109/isscc.2016.7417990

Cited by 22 publications

(2 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…[8][9][10][11], V 1 concept is introduced in Ref. [12] and a capacitor-current-sensor (CCS) calibration technique with transient optimization is proposed in Ref. [13].…”

Section: Introductionmentioning

confidence: 99%

Fast-transient techniques for high-frequency DC–DC converters

Cheng

Tang

et al. 2020

J. Semicond.

View full text Add to dashboard Cite

A 30 MHz voltage-mode controlled buck converter with fast transient responses is presented. An improved differential difference amplifier (DDA)-based Type-III compensator is proposed to reduce the settling times of the converter during load transients, and to achieve near-optimal transient responses with simple PWM control only. Moreover, a hybrid scheme using a digital linear regulator with automatic transient detection and seamless loop transition is proposed to further improve the transient responses. By monitoring the output voltage of the compensator instead of the output voltage of the converter, the proposed hybrid scheme can reduce undershoot and overshoot effectively with good noise immunity and without interrupting the PWM loop. The converter was fabricated in a 0.13 μm standard CMOS process using 3.3 V devices. With an input voltage of 3.3 V, the measured peak efficiencies at the output voltages of 2.4, 1.8, and 1.2 V are 90.7%, 88%, and 83.6%, respectively. With a load step of 1.25 A and rise and fall times of 2 ns, the measured 1% settling times were 220 and 230 ns, with undershoot and overshoot with PWM control of 72 and 76 mV, respectively. They were further reduced to 36 and 38 mV by using the proposed hybrid scheme, and 1% settling times were also reduced to 125 ns.

show abstract

“…[8][9][10][11], V 1 concept is introduced in Ref. [12] and a capacitor-current-sensor (CCS) calibration technique with transient optimization is proposed in Ref. [13].…”

Section: Introductionmentioning

confidence: 99%

Fast-transient techniques for high-frequency DC–DC converters

Cheng

Tang

et al. 2020

J. Semicond.

View full text Add to dashboard Cite

show abstract

“…Therefore, the switching stress is shared among phases and higher power can be driven [3]. The amplitude of output voltage will be N times smaller than single‐phase one if all phases are at equally spaced intervals, which relaxes the requirement of output filters [4, 5].…”

Section: Introductionmentioning

confidence: 99%

Dual‐phase DC–DC buck converter with light‐load performance enhancement for portable applications

Zhang

Zhao

et al. 2018

IET Power Electronics

View full text Add to dashboard Cite

In modern portable devices, except during short periods of busy time, application processors work at low-power state most of the time to prolong battery life. Thus, high efficiency and low consumption are essential for their power management under light-load conditions. This study presents a dual-phase DC-DC buck converter with light-load performance enhancement for power supply. As load decreases, the converter could transfer the adaptive-on-time-based control strategy from pulse-width modulation to pulse-frequency modulation to enhance efficiency. An extra power-save mode is introduced into design to minimise the power consumption at extremely light load. Besides, a novel current-balance circuit with additional offset elimination block is implemented, which results in equal distribution of load current between phases over wide load range. Moreover, instead of a conventional high precision and fast response comparator, a simple comparator with self-calibration is used in zero-current switching circuit to reduce design complexity, as well as to improve light-load efficiency. The converter is fabricated in 0.18-μm Globalfoundry CMOS process. Experimental results show that91% peak efficiency and 6 µA standby quiescent current is achieved. With the aid of mode switching, current-balance and zero-current switching, the light-load performance enhancement is verified by measurements.

show abstract