Advanced Interconnects for ULSI Technology 2012
DOI: 10.1002/9781119963677.ch12
|View full text |Cite
|
Sign up to set email alerts
|

3D Interconnect Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
4
0

Year Published

2014
2014
2024
2024

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 6 publications
(4 citation statements)
references
References 51 publications
0
4
0
Order By: Relevance
“…The integration of ultra‐low dielectric constant (ULK) materials as insulating materials in copper/ULK on‐chip interconnect stacks is one of the strategies to continuously scale microelectronic devices, to increase performance and to add more functionality. While reducing resistance–capacitance (RC) delay, crosstalk and heat dissipation, the use of ULK materials results in various challenges for the integration process and for the product reliability, especially when the distance between interconnects shrinks below 100 nm . Weak mechanical, thermal, electrical, and adhesion properties of the ULK material make the time dependent dielectric breakdown (TDDB) in on‐chip interconnect stacks, i.e.…”
Section: Introductionmentioning
confidence: 99%
“…The integration of ultra‐low dielectric constant (ULK) materials as insulating materials in copper/ULK on‐chip interconnect stacks is one of the strategies to continuously scale microelectronic devices, to increase performance and to add more functionality. While reducing resistance–capacitance (RC) delay, crosstalk and heat dissipation, the use of ULK materials results in various challenges for the integration process and for the product reliability, especially when the distance between interconnects shrinks below 100 nm . Weak mechanical, thermal, electrical, and adhesion properties of the ULK material make the time dependent dielectric breakdown (TDDB) in on‐chip interconnect stacks, i.e.…”
Section: Introductionmentioning
confidence: 99%
“…Three-dimensional (3D) integration is a promising technology for high performance and high circuit density applications, since it reduces global interconnection lengths and increases device density by using high density vertical connections without further shrinking dimensions for transistors and other components [1][2][3]. Figure 1 shows a schematic cross-section of a 3D chip stack.…”
Section: Introductionmentioning
confidence: 99%
“…Voids in the range of 100 nm are clearly visible. After identifying the voids, a more detailed (destructive) SEM/FIB studysee Figure 2 -reveals more (smaller) voids [3]. This subsequent study is necessary to determine the root cause of the void formation.…”
mentioning
confidence: 99%
“…Concepts for this navigation and preparation steps will be explained. Visualization of filling defects (voids) in the center of a Cu TSV (nano XCT study, virtual horizontal and vertical cross-sections) and SEM image of a FIB cross-section through this void [2,3].…”
mentioning
confidence: 99%