2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD) 2019
DOI: 10.1109/ispsd.2019.8757568
|View full text |Cite
|
Sign up to set email alerts
|

3kV SiC Charge-Balanced Diodes Breaking Unipolar Limit

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
6
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
5
3

Relationship

2
6

Authors

Journals

citations
Cited by 18 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…A feasible fabrication procedure of the new SiC IGBT is proposed with a set of established process steps in conventional planar gate SiC IGBT [12,[41][42][43]. The proposed fabrication flow is illustrated in Figure 10.…”
Section: Proposed Fabrication Proceduresmentioning
confidence: 99%
See 1 more Smart Citation
“…A feasible fabrication procedure of the new SiC IGBT is proposed with a set of established process steps in conventional planar gate SiC IGBT [12,[41][42][43]. The proposed fabrication flow is illustrated in Figure 10.…”
Section: Proposed Fabrication Proceduresmentioning
confidence: 99%
“…All the implantation should be followed by high-temperature annealing in argon gas. Then, an n-type SiC layer is regrown [42,43], following which, the p-body regions and n+ regions are formed by ion implantations. Then, the trenches are created by dry etching, followed by gate oxide growth or deposition.…”
Section: Proposed Fabrication Proceduresmentioning
confidence: 99%
“…The trench-refill approach is also challenging, since the refill process tends to produce crystallographic damage, and it is difficult to refill the trenches with the required dopant uniformity. Recently, SiC charge-balanced (CB) diodes and MOSFETs were reported as an alternative solution to SJ devices with a simpler fabrication process [8], [9]. However, the stacked nature of CB devices and the charge carrier redistribution required during switching, results in a device with switching delays that increase with each additional layer, becoming prohibitive when scaling SiC CB devices beyond 4.5kV.…”
Section: Introductionmentioning
confidence: 99%
“…Alternately, the trench refill approach has generated crystallographic defects that result in excessive leakage at high blocking voltages, and achieving uniform, target dopant distribution inside re-grown layers has required complex growth conditions that make the regrowth process challenging. Recently, SiC charge-balanced (CB) diodes and MOSFETs were reported as an alternative solution to SJ devices with a simpler and scalable fabrication process [5][6]. In these devices, a novel drift layer architecture is implemented with buried p-doped regions inside the drift layers instead of p-doped pillars.…”
Section: Introductionmentioning
confidence: 99%