A 0.5-V, 440-µW Frequency Synthesizer for Implantable Medical Devices

Chen, Wu-Hsin; Loke, Wing-Fai; Jung, Byunghoo

doi:10.1109/jssc.2012.2196315

Cited by 72 publications

(21 citation statements)

References 36 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Table I lists the performance comparisons with other PLLs. Although analog low-voltage PLLs [5], [6] have a higher output frequency at low supply voltages, a high VCO gain makes the VCO susceptible to supply noise and noise induced by nearby digital circuits. As compared with digital low-voltage PLLs [8], the proposed ADPLL has better jitter performance and lower power consumption.…”

Section: Resultsmentioning

confidence: 99%

“…Therefore, in low-voltage phase-locked loops (PLLs) [4]- [6], multiband VCOs are employed to reduce the K VCO value. However, multiband VCOs [4]- [6] or multiband digitally controlled oscillators (DCOs) [7], [8] suffer from a nonmonotonic response problem when the frequency band is changed [18]. Therefore, interpolator-based multistage DCOs [13], [18] and a smooth code jumping scheme [17] have been proposed to overcome these problems.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling

Chung

2016

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

In energy-efficient processing platforms, such as wearable sensors and implantable medical devices, dynamic voltage and frequency scaling allows optimizing the energy efficiency under various modes of operation. The clock generator used in these platforms should be capable of achieving a faster settling time and has a wider operating voltage range. In this brief, a fast lock-in all-digital phase-locked loop (ADPLL) with two operation modes (0.52/1 V) is presented. The proposed ADPLL can quickly compute the desired digitally controlled oscillator control code with high accuracy. Therefore, the proposed ADPLL can achieve a fast setting time with frequency errors <5% within four clock cycles. The proposed ADPLL is implemented using a standard performance 90-nm CMOS process. The output frequency of the ADPLL ranges from 60 to 600 MHz at 1 V, and from 30 to 120 MHz at 0.52 V. The power consumption of the proposed ADPLL is 0.92 mW at (1 V, 600 MHz), and 37 µW at (0.52 V, 120 MHz).Index Terms-All-digital phase-locked loop (ADPLL), digitally controlled oscillator (DCO), dynamic voltage and frequency scaling (DVFS), fast lock-in, low power. 1063-8210

show abstract

Section: Resultsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling

Chung

2016

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

show abstract

“…Loop gain is usually insufficient in the two-stage ring oscillator. Therefore, four-phase output ring oscillators with differential delay cells are usually implemented using four-stage architectures that have high-power consumption [2], [14].…”

Section: Proposed Delay Cellmentioning

confidence: 99%

Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells

Wang

2015

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

Implementing a symmetrical even-phase ring-type voltage-controlled oscillator (VCO) is difficult when using a full-swing single-ended delay cell; however, the full-swing characteristic of this architecture improves the signal-to-noise ratio. Conventional symmetrical even-phase output VCOs require tail current circuits to implement differential delay stages. Therefore, full-swing requirements make conventional symmetrical even-phase output VCOs impractical. This paper proposes a new CMOS VCO. In addition, it can achieve wide tuning range, full-swing, even-phase outputs, and less supply voltage using the proposed single-ended delay stage. Moreover, its simple topology features multiple output phases and linear frequencyvoltage characteristics. The proposed topology was validated in a four-stage VCO operated at 12.6-48 MHz, which yielded −109.38 dBc/Hz phase noise (at 1 MHz). Maximal power consumption approximated 1.2 mW in low-frequency mode and 1.8 mW in high-frequency mode at 1.2 V of the supply voltage in a Taiwan Semiconductor Manufacturing Company 0.18-µm RF CMOS process.

show abstract

“…Fortunately, more affordable and portable electromagnetic devices are being developed as are small handheld or wearable devices (Fagan et al, 2008). Researchers are also testing the efficacy of permanently implantable and wireless sensors (Chen et al, 2012;Park et al, 2012). In the future, those more portable, and wireless articulatory motion tracking devices, when they are ready, will be used to develop a portable SSI for practice use.…”

Section: Introductionmentioning

confidence: 99%

Proceedings of the 5th Workshop on Speech and Language Processing for Assistive Technologies

2014

View full text Add to dashboard Cite

Augmentative Alternative Communication (AAC) policy suffers from a lack of large scale quantitative evidence on the demographics of users and diversity of devices.The 2013 Domesday Dataset was created to aid formation of AAC policy at the national level. The dataset records purchases of AAC technology by the UK's National Health Service between 2006 and 2012; giving information for each item on: make, model, price, year of purchase, and geographic area of purchase. The dataset was designed to help answer open questions about the provision of AAC services in the UK; and the level of detail of the dataset is such that it can be used at the research level to provide context for researchers and to help validate (or not) assumptions about everyday AAC use. This paper examine three different ways of using the Domesday Dataset to provide verified evidence to support, or refute, assumptions, uncover important research problems, and to properly map the technological distinctiveness of a user community. IntroductionTechnical researchers in the AAC community are required to make certain assumptions about the state of the community when choosing research projects that are calculated to make the most effective use of research resources for the greatest possible benefit.A particular issue is estimating how easily technical research can achieve wide scale adoption or commercial impact. For example, (Szekely et al., 2012) uses a webcam and facial analysis to allow a user to control expressive features of their synthetic speech by means of facial expressions. Such work is clearly useful, but it is difficult to assess its potential commercial impact without also knowing what proportion of currently available AAC devices include webcams and how that proportion is changing over time. Similarly, corpus based approaches such as (Mitchell and Sproat, 2012) could potentially be brought to market very quickly, but that potential can only be assessed if we also have some awareness of the range and popularity of AAC devices that either have space for such a corpus or the internet capability to access one. Unfortunately, even though there are a range of AAC focused meta-studies in the literature (see, for example, (Pennington et al., 2003; Pennington et al., 2004; Hanson et al., 2004; Alwell and Cobb, 2009)) they give little information on the technical landscape of AAC. This paper examines three issues of interest to technical researchers in AAC, each from a different stage in the research lifecycle. It then shows how the Domesday Dataset (Reddington, 2013) can provide evidence to support, or refute, assumptions, uncover important research problems, and map the technological distinctiveness of a user community.This paper is structured as follows, Section 2 introduces the Domesday Dataset and discusses the context it is used in in this work. Section 3 examines the issue that little is known about the prevalence of equipment within the AAC user community, and because of this lack of information it is difficult to establish ba...

show abstract

A 0.5-V, 440-µW Frequency Synthesizer for Implantable Medical Devices

Cited by 72 publications

References 36 publications

A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling

A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling

Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells

Proceedings of the 5th Workshop on Speech and Language Processing for Assistive Technologies

Contact Info

Product

Resources

About