2007
DOI: 10.1109/isscc.2007.373472
|View full text |Cite
|
Sign up to set email alerts
|

A Broadband Receive Chain in 65nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
17
0

Year Published

2007
2007
2023
2023

Publication Types

Select...
4
4

Relationship

0
8

Authors

Journals

citations
Cited by 38 publications
(17 citation statements)
references
References 4 publications
0
17
0
Order By: Relevance
“…Source-followers buffering the IFoutputs plus bias circuitry consume 13mW. The power consumption of the core circuit is 16mW from a 1.2V supply.The achieved performance compares favorably to the state-of-theart [1][2][3], especially with respect to RF bandwidth and linearity (see Fig. 17.3.6).…”
mentioning
confidence: 80%
See 1 more Smart Citation
“…Source-followers buffering the IFoutputs plus bias circuitry consume 13mW. The power consumption of the core circuit is 16mW from a 1.2V supply.The achieved performance compares favorably to the state-of-theart [1][2][3], especially with respect to RF bandwidth and linearity (see Fig. 17.3.6).…”
mentioning
confidence: 80%
“…
Wideband receivers are required for many applications including the upcoming software-defined radio (SDR) architectures and ultra-wideband communication standards [1][2][3]. These standards cover a frequency spectrum from a few hundred MHz up to 6GHz.
…”
mentioning
confidence: 99%
“…However, in contrast to our design, this design has no quadrature outputs. Compared to the designs with quadrature outputs [1]- [3], the power consumption of our design is about 2 times lower.…”
Section: Ic Implementation and Measurementsmentioning
confidence: 95%
“…This does not affect the DC-voltages and voltage gain. With mS and , the voltage gain of the CG stage is (1) As the gain of the CS stage is equal but with opposite sign, the total voltage gain of the CG-CS LNA from single-ended input to differential output is 2 times higher:…”
Section: B Achievable Gain and Bandwidthmentioning
confidence: 99%
“…In order to test our model on a more realistic example, we took the 65nm RF-CMOS LNA published in [5,6] and used the subsequent (transistor-level) mixer as its load. The LNA and the simulation setup are shown in Figure 6.…”
Section: Comparison Between Model and Ciruit Simulationsmentioning
confidence: 99%