2005
DOI: 10.4218/etrij.05.0104.0147
|View full text |Cite
|
Sign up to set email alerts
|

A Comparative Study of a Dielectric-Defined Process on AlGaAs/InGaAs/GaAs PHEMTs

Abstract: We report on the fabrication of an AlGaAs/InGaAs/GaAs pseudomorphic high electron mobility transistor (PHEMT) using a dielectric‐defined process. This process was utilized to fabricate 0.12 μm × 100 µm T‐gate PHEMTs. A two‐step etch process was performed to define the gate footprint in the SiNx. The SiNx was etched either by dry etching alone or using a combination of wet and dry etching. The gate recessing was done in three steps: a wet etching for removal of the damaged surface layer, a dry etching for the n… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2006
2006
2017
2017

Publication Types

Select...
5
1

Relationship

2
4

Authors

Journals

citations
Cited by 8 publications
(4 citation statements)
references
References 11 publications
0
4
0
Order By: Relevance
“…High mobility wafers were custom-grown (Electronics and Telecommunications Research Institute, Korea) via molecular beam epitaxy on a semi-insulating GaAs substrate 33 . Following layers were formed: 5000 Å GaAs buffer, 30 periods of the AlGaAs/GaAs superlattices, an undoped Al 0.23 Ga 0.77 As buffer, silicon planar doping (1 × 10 12 cm −2 ), a 20 Å Al 0.23 Ga 0.77 As spacer, a 120 Å In 0.2 Ga 0.8 As channel, a 35 Å Al 0.23 Ga 0.77 As spacer, silicon planar doping (4.5 × 10 12 cm −2 ), and a 250 Å Al 0.23 Ga 0.77 As Schottky contact layer.…”
Section: Methodsmentioning
confidence: 99%
“…High mobility wafers were custom-grown (Electronics and Telecommunications Research Institute, Korea) via molecular beam epitaxy on a semi-insulating GaAs substrate 33 . Following layers were formed: 5000 Å GaAs buffer, 30 periods of the AlGaAs/GaAs superlattices, an undoped Al 0.23 Ga 0.77 As buffer, silicon planar doping (1 × 10 12 cm −2 ), a 20 Å Al 0.23 Ga 0.77 As spacer, a 120 Å In 0.2 Ga 0.8 As channel, a 35 Å Al 0.23 Ga 0.77 As spacer, silicon planar doping (4.5 × 10 12 cm −2 ), and a 250 Å Al 0.23 Ga 0.77 As Schottky contact layer.…”
Section: Methodsmentioning
confidence: 99%
“…The 0.5 µm GaAs process of ETRI [3], [7] was used to fabricate the SPDT Tx/Rx MMIC switches. The measured DC characteristics and extracted C on and C off from the fabricated pHEMTs were in good agreement with the calculations.…”
Section: Characteristics Of Spdt Tx/rx Mmic Switchesmentioning
confidence: 99%
“…The measured DC characteristics and extracted C on and C off from the fabricated pHEMTs were in good agreement with the calculations. The 0.5 µm GaAs process of ETRI [3], [7] was used to fabricate the SPDT Tx/Rx MMIC switches. For the circuit design of the SPDT MMIC switches, we used a switch transistor with a 400 μm gate periphery for each path and a shunt-series circuit configuration that is widely used in 2.4 GHz and 5.8 GHz wireless local area network system applications.…”
Section: Characteristics Of Spdt Tx/rx Mmic Switchesmentioning
confidence: 99%
“…In order to reduce the gate resistance, T-shaped gates with large cross-sectional areas are required. [8][9][10] Their fabrication can be either based on electron beam lithography (EBL) with multiple resist layers [11][12][13] or on optical stepper lithography combined with sidewall spacers. 14) The shape of the T-gate, the gate footprint length L g , as well as the thickness of the passivation all have a major impact on the gate capacitance C gs which is a key parameter determining the RF performance of the device.…”
Section: Introductionmentioning
confidence: 99%