A Compiler Extension to Protect Embedded Systems Against Data Flow Errors

Blaere, Brent De; Verstappe, Elias; Vankeirsbilck, Jens; Boydens, Jeroen

doi:10.1109/et52713.2021.9580074

Cited by 4 publications

(2 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…) is one of the most popular open-source compilers, supporting various programming languages and hardware architectures. In previous research, a GCC extension was developed to implement signaturechecking CFE detection techniques [23] and instruction duplication and comparing DFE detection techniques [24]. This compiler extension has been further developed to include the DETECTOR and P-DETECTOR techniques.…”

Section: Gcc (Gnu Compiler Collectionmentioning

confidence: 99%

Utilizing Parity Checking to Optimize Soft Error Detection Through Low-Level Reexecution

De Blaere,

Vankeirsbilck,

Boydens

2023

IEEE Trans. Rel.

Self Cite

View full text Add to dashboard Cite

Higher component density, lower voltage levels and higher transistor counts increase programmable systems' susceptibility to transient faults. At the same time, the adoption of embedded systems in many safety-critical and mission-critical systems makes their reliability of utmost importance. Softwareimplemented error detection techniques can be utilized to protect these systems as an alternative to less flexible and costlier hardware solutions like redundant hardware or fully duplicated systems. One of these techniques is the low-level re-executionbased technique called DETECTOR, which matches the error reduction capabilities of other state-of-the-art techniques while utilizing only three reserved CPU registers. This is in contrast to other techniques, which required a large number of CPU registers to be reserved, making them unusable for some programs. This paper provides an optimization of DETECTOR by combining parity checking with DETECTOR's re-execution mechanism. The technique, called P-DETECTOR, is validated extensively on multiple data processing and I/O-driven case studies and compared to the state-of-the-art. The results show that, compared to an unprotected system, the P-DETECTOR technique reduces the percentage of faults resulting in a corrupted output by 93.76% for control flow errors and by 87.89% for data flow errors, outperforming DETECTOR and matching other state-ofthe-art techniques like RACFED, SWIFT and FDSC.

show abstract

Section: Gcc (Gnu Compiler Collectionmentioning

confidence: 99%

Utilizing Parity Checking to Optimize Soft Error Detection Through Low-Level Reexecution

De Blaere,

Vankeirsbilck,

Boydens

2023

IEEE Trans. Rel.

Self Cite

View full text Add to dashboard Cite

show abstract

“…The front-end component handles high-level language, the middle-end component handles intermediate language, and the back-end component handles system-specific code [27]. Please see our previous works for more information on the GCC plugin [28,29].…”

Section: Automatic Implementationmentioning

confidence: 99%

A Study on Selective Implementation Approaches for Soft Error Detection Using S-SWIFT-R

2022

Self Cite

View full text Add to dashboard Cite

This article analyzes diverse criteria for effectively implementing selective hardening against soft errors through software-based strategies. The goal is to obtain maximum fault coverage with the least amount of overhead for each specific application. To achieve this objective, the analysis is conducted based on two important phases, pre-selection and selective hardening of registers. In the pre-selection phase, the impact of the two most used selection metrics has been examined: (1) selecting registers based on their memory interaction vs. (2) selecting registers depending on fault injection vulnerability. Toward the selective hardening phase, the impact of gradually increasing the number of registers to protect is examined. Experiments have been conducted on 8 academic case studies and 1 industrial case study. Faults have been injected into the case studies using our in-house fault injector. The results indicate that selecting registers based on the fault injected into the system has an overall 10% better performance in comparison to selecting registers based on the memory interaction in 6 out of 8 academic case studies and also the industrial case study. Additionally, there is a significant improvement in reliability when increasing the number of registers to protect at the expense of rising overhead. In this work, these comparisons and analyses are presented.

show abstract

Design and Development Of Scintillation – Based Gamma Dosimeter Using SIPM Detector

C¹,

Thrishank²

2022

2022 IEEE 2nd Mysore Sub Section International Conference (MysuruCon)

View full text Add to dashboard Cite

A Compiler Extension to Protect Embedded Systems Against Data Flow Errors

Cited by 4 publications

References 7 publications

Utilizing Parity Checking to Optimize Soft Error Detection Through Low-Level Reexecution

Utilizing Parity Checking to Optimize Soft Error Detection Through Low-Level Reexecution

A Study on Selective Implementation Approaches for Soft Error Detection Using S-SWIFT-R

Design and Development Of Scintillation – Based Gamma Dosimeter Using SIPM Detector

Contact Info

Product

Resources

About