2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221)
DOI: 10.1109/icassp.2001.941090
|View full text |Cite
|
Sign up to set email alerts
|

A low-power programmable DSP core architecture for 3G mobile terminals

Abstract: We have developed a new-generation, general-purpose digital signal processor (DSP) core with low power dissipation for use in third-generation (3G) mobile terminals. The DSP core employs a 4-way VLIW (very long instruction word) approach, as well as a dual-multiply-accumulate (dual-MAC) architecture with good orthogonality. It is able to perform both video and speech codec for 3G wireless communications a t 384 k bidsec with a power consumption of approximately 50 mW. This paper presents an overview of both th… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
10
0

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 10 publications
(10 citation statements)
references
References 8 publications
0
10
0
Order By: Relevance
“…Assuming that the generator polynomial is described by (2), the convolutional encoding is performed by XOR operations of the (K − 1)-bit shifted data, the A-bit shifted data, the B-bit shifted data, the C-bit shifted data, and the original input data. The (K − 1)th, the Ath, the Bth, and the Cth bit positions from the least significant bit in Mask1 are set to "1" while the other bit positions are set to "0."…”
Section: Operation Examples Of the Bmumentioning
confidence: 99%
See 1 more Smart Citation
“…Assuming that the generator polynomial is described by (2), the convolutional encoding is performed by XOR operations of the (K − 1)-bit shifted data, the A-bit shifted data, the B-bit shifted data, the C-bit shifted data, and the original input data. The (K − 1)th, the Ath, the Bth, and the Cth bit positions from the least significant bit in Mask1 are set to "1" while the other bit positions are set to "0."…”
Section: Operation Examples Of the Bmumentioning
confidence: 99%
“…Programmable DSPs are greatly improving time-to-market and allowing faster changes and upgrades than hardwired ASIC chips. Hence, the market of ASDSP (application-specific digital signal processor) compromising advantages of both ASIC and DSP is growing [2].…”
Section: Introductionmentioning
confidence: 99%
“…An ASSP can compromise advantages of custom ASIC chips and general DSP chips [3][4][5][6][7][8]. In other words, an ASSP can adopt high performance and low power of ASIC chips and flexibility of DSP chips.…”
Section: Introductionmentioning
confidence: 99%
“…Therefore, the FAGU must know the number of FFT points and then it can calculate the input data addresses of butterflies. x (4) x (2) x (6) x (1) x (5) x (3) x (7) X(1) …”
Section: Proposed Instructionsmentioning
confidence: 99%
“…With the rapid increase in clock speed it has become feasible to keep the functionality entirely in a programmable DSP, greatly improving time-to-market and allowing faster changes and upgrades [1]. ASDSP can compromise advantages of custom ASIC chips and general DSP chips [1][2][3][4][5]. In other words, ASDSP chips adopt the advantages, such as high performance and low power of ASIC chips and flexibility of DSP chips.…”
Section: Introductionmentioning
confidence: 99%