A modeling front-end for seamless design and generation of context-aware Dynamically Reconfigurable Systems-on-Chip

Ochoa-Ruiz, Gilberto; Wattebled, Pamela; Touiza, Maamar; Lamotte, Florent de; Bourennane, El-Bay; Meftali, Samy; Dekeyser, Jean-Luc; Diguet, Jean-Philippe

doi:10.1016/j.jpdc.2017.09.011

Cited by 4 publications

(1 citation statement)

References 35 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This approach was proposed in the context of static SoC designs [ 11 ] as well as for reconfigurable ones. In [ 12 , 13 ], the authors proposed an approach that has some similarities with ours. This approach is based on the transformation of MARTE models into IP-XACT descriptions to automatically generate reconfigurable systems code.…”

Section: Related Workmentioning

confidence: 99%

A Model-Driven Platform for Dynamic Partially Reconfigurable Architectures: A Case Study of a Watermarking System

et al. 2023

View full text Add to dashboard Cite

The reconfigurable feature of FPGAs (Field-Programmable Gate Arrays) has made them a very attractive solution for implementing adaptive systems-on-chip. However, this implies additional design tasks to handle system reconfiguration and control, which increases design complexity. To address this issue, this paper proposes a model-driven design flow that guides the designer through the description of the different elements of a reconfigurable system. It is based on high-level modeling using an extended version of the MARTE (Modeling and Analysis of Real-Time and Embedded systems) UML (Unified Modeling Language) profile. Both centralized and decentralized reconfiguration decision-making solutions are possible with the proposed flow, allowing it to adapt to various reconfigurable systems constraints. It also integrates the IP-XACT standard (standard for the description of electronic Intellectual Properties), allowing the designer to easily target different technologies and commercial FPGAs by reusing both high-level models and actual IP-XACT hardware components. At the end of the flow, the implementation code is generated automatically from the high-level models. The proposed design flow was validated through a reconfigurable video watermarking application as a case study. Experimental results showed that the generated system allowed a good trade-off between resource usage, power consumption, execution time, and image quality compared to static implementations. This hardware efficiency was achieved in a very short time thanks to the design acceleration and automation offered by model-driven engineering.

show abstract

Section: Related Workmentioning

confidence: 99%