A novel buffering fault‐tolerance approach for network on chip (NoC)

Abstract

Network-on-Chip (NoC) is a key component in chip multiprocessors (CMPs) as it supports communication between many cores. NoC is a network-based communication subsystem on an integrated circuit, most typically between modules in a system on a chip (SoC). Designing a reliable NoC against failures that can prevent failure using some measures or preventing error or system failure while failure happens and proper performance became a significant concern. For a reliable design against failures, first, the system should be analysed to discover the critical points. Hence, in this research, it is tried first to investigate the scale of fault tolerance effect on the mechanism in the router on the network by injecting simulated errors, and then these errors are prevented. As the major novelty, the authors implemented a router on a synchronised network and calculated the network buffering fault tolerance by injecting error in the buffer. Specifically, a new method for improving fault tolerance is proposed, which uses the existing resources efficiently. So, it does not impose any overhead on hardware and improves the error tolerance scale. The authors also evaluate it from different perspectives to show its superior performance. K E Y W O R D S buffering, error injection, network on chip (NoC), router, virtual channel | INTRODUCTIONNetwork-on-chip (NoC) refers to closed-switch communication in a large VLSI system implemented on a single silicon chip. This concept was introduced to improve the bandwidth of the electrical connections of recent system-on-chips (SoCs). The superiority of NoC interconnects mitigates the challenges of growing to interconnect complexity and power budget requirements, making it significant for scalable architectures. Fault-tolerant routing algorithms are primarily designed to fortify the network against permanent errors. The first valuable designs for NoCs are introduced in Ref. [1][2][3]. In most previous studies, the routing algorithms are designed for situations when one or more areas of the network faceThis is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

Electronic Computer-Aided Design for Low-Level Modeling of Networks-on-Chip

“…There are various levels and protocols of system interaction: from the hardware implementation level technologies to program levels of the description of protocols and data structures. As NoC is conceptually a data network implemented inside the chip to organize data transfer between IP blocks and other NoC components, it is possible to compare the NoC structure and the tasks solved by its components with the OSI network model (Figure 4) [12], [13].…”

Milling Fault Detection Method Based on Fault Tree Analysis and Hierarchical Belief Rule Base

“…Experimental results show that this method not only restrains multi-scale noise but also increases the benefit of noise. Jafarzadeh and Panda et al [16,17] have performed some research in the field of network-on-chip and photonic integrated circuits.…”

Design of advanced Aalborg inverter for extracting maximum power from renewable energy sources tied with autonomous grid system

“…A single-phase multilevel inverter's performance enhancement can be obtained by the partial shading method, which can be done by cascading the multilevel inverter with the power network [31]. The generalized structure of the cascaded multilevel inverter is further modified with improved converter topology to reduce the total harmonic distortion employing solar photovoltaic applications [32][33][34][35][36][37][38].…”