A Novel Gate-Coupled NMOS (gcNMOS) for FD-SOI ESD Protection

Chen, Xiaotian; Wang, Yuan; Zhang, Lizhong; Huang, Ru

doi:10.23919/emctokyo.2019.8893661

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2020

2021

Publication Types

Select...

Article1

Other1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

A New Behavioral Model of Gate-Grounded NMOS for Simulating Snapback Characteristics

Wang

2020

IEEE Access

View full text Add to dashboard Cite

A new behavioral model of gate-grounded NMOS (ggNMOS) device is proposed for electrostatic discharge (ESD) simulation of snapback behavior. The concise snapback model is a solution for the lack of snapback characteristics of build-in SPICE models in high voltage conditions. Modeling analysis, verification of snapback behavior and transient response under ESD stress are shown in this work. The new snapback model is intuitive to be understood and useful for ESD designers who do not have extensive modeling experience and skills. All the parameters in the proposed model like triggering voltage (V t1), holding voltage (V h) and on-resistance (R on) can be directly extracted by transmission line pulsing (TLP) test. Further, simulation of transient response to human body model (HBM) stress is performed and the predicted currents and voltages are verified by the relevant HBM test. INDEX TERMS Electrostatic discharge (ESD), gate-grounded NMOS (ggNMOS), transmission line pulsing (TLP) test.

show abstract