1997
DOI: 10.1109/4.551926
|View full text |Cite
|
Sign up to set email alerts
|

A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme

Abstract: A high-speed ring oscillator is proposed for improved operation frequency over those based on the conventional n-stage inverter chain. The ring oscillator consists of inverters with negative delay elements that are derived from the ring oscillator circuit. The cell delay of the ring oscillator is smaller than a fundamental inverter delay. Simulations show that the resulting operating frequencies are 50% higher than those obtainable from the conventional approaches.Index Terms-Multiphase clock generation, ring … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
25
0

Year Published

2010
2010
2024
2024

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 144 publications
(25 citation statements)
references
References 4 publications
(4 reference statements)
0
25
0
Order By: Relevance
“…When the order is decided, how to reduce the delay time is the key point for high oscillator frequency. An interesting method is proposed [15]. It is called negative skewed delay cell.…”
Section: The Sscg Circuit Architecture In This Workmentioning
confidence: 99%
See 1 more Smart Citation
“…When the order is decided, how to reduce the delay time is the key point for high oscillator frequency. An interesting method is proposed [15]. It is called negative skewed delay cell.…”
Section: The Sscg Circuit Architecture In This Workmentioning
confidence: 99%
“…A lot of works try to improve Ring-VCO speed. An efficient method is proposed [15]. It is called negative skewed delay cell.…”
Section: Introductionmentioning
confidence: 99%
“…The In order to achieve a high operating frequency, the ring oscillator employed a dynamic loading technique with negative skew [11]. The clock input turns on Mp 1 before low-to-high output (out) transitions and turns off the PMOS before high-to-low output (out) transitions.…”
Section: Circuit Implementationmentioning
confidence: 99%
“…The clock input turns on Mp 1 before low-to-high output (out) transitions and turns off the PMOS before high-to-low output (out) transitions. It speeds up the [11]. Another way to maximize the oscillating frequency is that the transconductance to drain capacitance ratio (g m /C T ) of the NMOS input pair (M n1 , M n4 ) is maximized to achieve a high operating frequency with low power dissipation.…”
Section: Circuit Implementationmentioning
confidence: 99%
See 1 more Smart Citation