A Pareto-Optimal Multi-filter Architecture on FPGA for Image Processing Applications

In FFT algorithms memory access patterns prevent multiple architectures from achieving high machine use, particularly when parallel processing is needed to achieve the desired efficiency rates. Beginning with the extremely powerful FFT heart, the on-chip memory hierarchy for the multicored FFT processor, is co-designed and linked on-chip. We have shown that the Floating Processing Factor (FPPE) proposed achieves greater operating rate and lower power for the application of health informatics. This test mechanism aids in omission of faulty cores and autonomous detection also makes elegant multi-core architecture degradation feasible. Experimental results illustrate that the anticipated design is scalable widely in terms of performance overhead and hardware overhead which makes it appropriate to many-cores with more than a thousand processing cores through Low Power and High Speed.

show abstract

Design of System Level Architecture of Multi-Core with Array Mapping Based on Floating Processing Factor-Fast Fourier Transform for Health Informatics Application

Sivaprakasam¹,

Ramasamy²

2021

j med imaging hlth inform

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

A Pareto-Optimal Multi-filter Architecture on FPGA for Image Processing Applications

Cited by 1 publication

References 16 publications

Design of System Level Architecture of Multi-Core with Array Mapping Based on Floating Processing Factor-Fast Fourier Transform for Health Informatics Application

Design of System Level Architecture of Multi-Core with Array Mapping Based on Floating Processing Factor-Fast Fourier Transform for Health Informatics Application

Contact Info

Product

Resources

About