2012 Proceedings of the ESSCIRC (ESSCIRC) 2012
DOI: 10.1109/esscirc.2012.6341296
|View full text |Cite
|
Sign up to set email alerts
|

A very compact 1MS/s Nyquist-rate A/D-converter with 12 effective bits

Abstract: Abstract-We present a very compact analog-to-digital convertor (ADC) for use as a standard cell. To achieve an inherent accuracy of at least 12-bits without trimming or calibration, extended counting A/D-conversion is used. Here, the circuit performs a conversion by passing through two modes of operation: first it works as a 1st-order incremental convertor and then it is reconfigured to operate as a conventional algorithmic converter. This way, we obtain a Nyquist-rate converter that requires only 1 operationa… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2013
2013
2021
2021

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 9 publications
0
3
0
Order By: Relevance
“…The output V out is digitized by a Nyquist-rate extendedcounting ADC [39]- [42] to a 14-bit word. The ADC is the exact same design as in [42] and so details on its operation and measurement results can be consulted there. The ADC is clocked at 10×f s (10 MHz), performs N = 5 counting steps and 10 cyclic conversions in order to produce a sample every 1/f s = 1 µs.…”
Section: B Main Circuits Of the Hall Sensor Systemmentioning
confidence: 99%
“…The output V out is digitized by a Nyquist-rate extendedcounting ADC [39]- [42] to a 14-bit word. The ADC is the exact same design as in [42] and so details on its operation and measurement results can be consulted there. The ADC is clocked at 10×f s (10 MHz), performs N = 5 counting steps and 10 cyclic conversions in order to produce a sample every 1/f s = 1 µs.…”
Section: B Main Circuits Of the Hall Sensor Systemmentioning
confidence: 99%
“…The latter case is used in [2]: the algorithmic architecture is configured as a first order incremental and after a number of accumulation of the input, the scheme becomes algorithmic. The result is that the number of bit determined in the preliminary phase increases the final resolution.…”
Section: Algorithmic Architecturesmentioning
confidence: 99%
“…Indeed, experimental results of a previous published solution [2] showed that it is possible to achieve 12-bit resolution relying on the accuracy normally granted by available technology.…”
Section: Introductionmentioning
confidence: 98%