Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas

Abstract

A simple yet realistic MOS model, namely the a-power law MOS model, is introduced to include the carrier velocity saturation effect, which becomes eminent in short-channel MOSFET's. The model is an extension of Shockley's square-law MOS model in the saturation region. Since the model is simple, it can be applied for handling MOSFET circuits analytically and can predict the circuit behavior in the submicrometer region. Using the model, closed-form expressions are derived for the delay, the short-circuit power, and the transition voltage of CMOS invert- ers. The resultant delay expression includes input waveform slope effects and parasitic drain/source resistance effects and can be used in simulation and/or optimization CAD tools. It is concluded that the CMOS inverter delay becomes less sensitive to the input waveform slope and short-circuit dissipation increases as the carrier velocity saturation effects get severer in short-channel MOSFET's.A. Richard Newton (S'73-M'78-SM86-F'88) was born in Melbourne. Australia, on July 1, 1951. He received the B.Eng. (elec.) and M.Eng. Sci. degrees from the

Voltage and Frequency Tuning Methodology for Near-Threshold Manycore Computing using Critical Path Delay Variation

“…To maintain the STC performance in the NTC regime, highly parallelizable workloads should be adopted considering the trade-offs between the reduced clock frequency and the increased number of cores in the NTC. Based on this idea, the relationship between the clock frequencies of STC and NTC can be described by: (2), which is derived from [13]:…”

Efficient parameter variation sampling for architecture simulations

“…It adopts the Alpha-Power Law [19] to relate threshold voltage V th and effective gate length L eff to gate delay:…”

Delay and power expressions for a CMOS inverter driving a resistive-capacitive load

“…An analytical expression describing the behavior of an inverter driving a lumped RC load based on Sakurai's alpha-power law model [14] is presented. A diagram of this circuit is shown in Figure 1.…”

“…The alpha-power law model [14] accurately describes the effects of short channel behavior, such as velocity saturation, while providing a tractable equation. The linear region form of the alpha-power model is used to characterize the I-V behavior of the ON transistor since a large portion of the circuit operation occurs within this region under the assumption of a step or fast ramp input signal.…”

“…This approach is different from Kayssi et al [12,13] in that a lumped RC load is considered rather than a lossless capacitive load. Furthermore, Sakurai's alpha-power law [14] is used to describe the circuit operation of the CMOS transistors rather than the classical Shichman-Hodges model [15].…”