2018
DOI: 10.1109/jstqe.2017.2777105
|View full text |Cite
|
Sign up to set email alerts
|

Amplifier-Free Bias-Free Receiver Based on Low-Capacitance Nanophotodetector

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
8
0

Year Published

2018
2018
2020
2020

Publication Types

Select...
6

Relationship

1
5

Authors

Journals

citations
Cited by 17 publications
(9 citation statements)
references
References 45 publications
1
8
0
Order By: Relevance
“…We note that the gain range considered in Fig. 4(a) is well within the regime of what has been demonstrated in integrated transimpedance amplifiers for optical receivers [24][25][26]. In fact, many of these systems have demonstrated much higher gain.…”
Section: γ Lsupporting
confidence: 72%
See 2 more Smart Citations
“…We note that the gain range considered in Fig. 4(a) is well within the regime of what has been demonstrated in integrated transimpedance amplifiers for optical receivers [24][25][26]. In fact, many of these systems have demonstrated much higher gain.…”
Section: γ Lsupporting
confidence: 72%
“…3, the optical source to the ONN would then need to supply N · 0.1 mW of optical power. The power consumption of integrated optical receiver amplifiers varies considerably, ranging from as low as 10 mW to as high as 150 mW [24][25][26], depending on a variety of factors which are beyond the scope of this article. Therefore, a conservative estimate of the power consumption from the optical-to-electrical conversion circuits in all activations is L · N · 100 mW.…”
Section: A Power Consumptionmentioning
confidence: 99%
See 1 more Smart Citation
“…7 and Supplementary Note 4), and we found that the operation bit rate is basically limited by the rise and fall time of the optical input signals. The power consumption can be reduced down to sub fJ/ bit order by integrating nanophotodetectors with much smaller capacitance 27 or by employing much higher bit rate >100 Gbps.…”
Section: Discussionmentioning
confidence: 99%
“…Alignment for the multilayer exposure is a standard procedure in the semiconductor device fabrication process, and the level of alignment accuracy needed for the advanced photonic integrated devices is very high. This may be for embedding gain material into the photonic crystal cavities and waveguides for lasers [11], modulators [12] and photodetectors [13], contacts for electrical operation of such devices [14], light coupling to/from active III-V layer into passive Si circuitry [15], or even combinations of these. Many factors can, through the complex wafer geometry changes (arising from deposition of films with nonuniform residual stress or bonding [16], in-plane stretching deformations induced by wafer chucking during lithography [17]), alter initially defined device patterns and their relative positions to alignment marks during wafer processing in-between exposure steps.…”
Section: Introductionmentioning
confidence: 99%