An 8-Gb/s Inductorless Adaptive Passive Equalizer in 0.18-㎛ CMOS Technology

Moon, Joung Wook; Choi, Woo Young

doi:10.5573/jsts.2012.12.4.405

Search citation statements

Order By: Relevance

Paper Sections

Select...

Proposed Jitter Measurement Scheme1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2015

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The eye-opening monitor (EOM) method is widely used for the jitter measurement [16][17][18][19][20]. The horizontal opening time interval is measured in the eye-diagram, and then it is subtracted from the input data period.…”

Section: Proposed Jitter Measurement Schemementioning

confidence: 99%

An Adaptive Equalizer for High-Speed Receiver using a CDR-Assisted All-Digital Jitter Measurement

Kim¹,

Lim²,

Kim³

et al. 2015

JSTS:Journal of Semiconductor Technology and Science

View full text Add to dashboard Cite

Abstract-An adaptive equalization scheme based on all-digital jitter measurement is proposed for a continuous time linear equalizer (CTLE) preceding a clock and data recovery (CDR) in a receiver circuit for high-speed serial interface. The optimum equalization coefficient of CTLE is determined during the initial training period based on the measured jitter. The proposed circuit finds automatically the optimum equalization coefficient for CTLE with 20", 30", 40" FR4 channel at the data rate of 5 Gbps. The chip area of the equalizer including the adaptive controller is 0.14 mm2 in a 0.13 μm process. The equalizer consumes 12 mW at 1.2 V supply during the normal operation. The adaptive equalizer has been applied to a USB3.0 receiver.Index Terms-Adaptive equalizer, USB 3.0 high-speed receiver, jitter measurement

show abstract

Section: Proposed Jitter Measurement Schemementioning

confidence: 99%