2012
DOI: 10.1088/0256-307x/29/12/127301
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of Off-State Leakage Current Characteristics and Mechanisms of Nanoscale MOSFETs with a High- k Gate Dielectric

Abstract: The off-state leakage current characteristics of nanoscale channel metal-oxide-semiconductor field-effect transistors with a high-𝑘 gate dielectric are thoroughly investigated. The off-state leakage current can be divided into three components: the gate leakage current, the source leakage current, and the substrate leakage current. The influences of the fringing-induced barrier lowering effect and the drain-induced barrier lowering effect on each component are investigated separately. For nanoscale devices wi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…[16] However, the use of a thicker high-k dielectric material in place of SiO 2 causes considerable fringing-field lines, which in turn modulate the source-channel barrier height, resulting in the change of subthreshold characteristics. [17][18][19][20][21][22][23][24] The effect of fringingfield lines on the subthreshold characteristics of SOI MOS-FET is modeled in terms of a fringing capacitance C bot . [20] The fringing capacitance is attributed to the electric field interaction between the bottom of gate electrode and source/drain region through the side-wall spacer, as shown in Fig.…”
Section: Introductionmentioning
confidence: 99%
“…[16] However, the use of a thicker high-k dielectric material in place of SiO 2 causes considerable fringing-field lines, which in turn modulate the source-channel barrier height, resulting in the change of subthreshold characteristics. [17][18][19][20][21][22][23][24] The effect of fringingfield lines on the subthreshold characteristics of SOI MOS-FET is modeled in terms of a fringing capacitance C bot . [20] The fringing capacitance is attributed to the electric field interaction between the bottom of gate electrode and source/drain region through the side-wall spacer, as shown in Fig.…”
Section: Introductionmentioning
confidence: 99%