Proceedings 13th IEEE International Workshop on Rapid System Prototyping
DOI: 10.1109/iwrsp.2002.1029739
|View full text |Cite
|
Sign up to set email alerts
|

Benefits of macro-based multi-FPGA partitioning for video processing applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 5 publications
0
2
0
Order By: Relevance
“…Hard macros are not new to FPGA design. They have been used, for example, by Martín-Langerwerf et al in [12] to reduce FPGA chip count and synthesis runtime for video applications. The present work employs hard macros for implementing asynchronous primitives, enabling the use of nonsynchronous design techniques in FPGAs in a compact way.…”
Section: The Hard Macro Librarymentioning
confidence: 99%
“…Hard macros are not new to FPGA design. They have been used, for example, by Martín-Langerwerf et al in [12] to reduce FPGA chip count and synthesis runtime for video applications. The present work employs hard macros for implementing asynchronous primitives, enabling the use of nonsynchronous design techniques in FPGAs in a compact way.…”
Section: The Hard Macro Librarymentioning
confidence: 99%
“…FPGAs are great fits for video and image processing applications [5][6][7], such as broadcast infrastructure, medical imaging, high definition video-conferencing, video surveillance, and military imaging. Video and image processing solutions from Altera [7] FPGAs include optimized development tools and kits, reference designs, video compression IP, and interface system IP.…”
Section: Introductionmentioning
confidence: 99%