Building Ultralow-Latency Interconnection Networks Using Photonic Integration

Shacham, A.; Bergman, Keren

doi:10.1109/mm.2007.64

Cited by 55 publications

(52 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…Since the photonic path is completely bidirectional, a short light pulse can then be transmitted onto the waveguide in the opposite direction (from the destination to the source), signaling to the source that the path is open. This technique is similar to the one described in detail by Shacham and Bergman in [37]. When the optical pulse is received at the message source, the optical link is established.…”

Section: Life Of a Message In The Photonic Nocmentioning

confidence: 99%

Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

Shacham¹,

Bergman

Carloni

2008

IEEE Trans. Comput.

Self Cite

836

451

View full text Add to dashboard Cite

Abstract-The design and performance of next-generation chip multiprocessors (CMPs) will be bound by the limited amount of power that can be dissipated on a single die. We present photonic networks-on-chip (NoC) as a solution to reduce the impact of intrachip and off-chip communication on the overall power budget. The low loss properties of optical waveguides, combined with bit-rate transparency, allow for a photonic interconnection network that can deliver considerably higher bandwidth and lower latencies with significantly lower power dissipation than an interconnection network based only on electronic signaling. We explain why on-chip photonic communication has recently become a feasible opportunity and explore the challenges that need to be addressed to realize its implementation. We introduce a novel hybrid microarchitecture for NoCs that combines a broadband photonic circuit-switched network with an electronic overlay packet-switched control network. This design leverages the strength of each technology and represents a flexible solution for the different types of messages that are exchanged on the chip; large messages are communicated more efficiently through the photonic network, while short messages are delivered electronically with minimal power consumption. We address the critical design issues including topology, routing algorithms, deadlock avoidance, and path-setup/teardown procedures. We present experimental results obtained with POINTS, an event-driven simulator specifically developed to analyze the proposed design idea, as well as a comparative power analysis of a photonic versus an electronic NoC. Overall, these results confirm the unique benefits for future generations of CMPs that can be achieved by bringing optics into the chip in the form of photonic NoCs.

show abstract

Section: Life Of a Message In The Photonic Nocmentioning

confidence: 99%

Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

Shacham¹,

Bergman

Carloni

2008

IEEE Trans. Comput.

Self Cite

836

451

View full text Add to dashboard Cite

show abstract

“…A broad range of multi-stage networks have been studied for photonic networks (Beneš, 1962;Wu & Feng, 1980;Spanke & Beneš, 1987;Hluchyj & Karol, 1991;Shacham & Bergman, 2007). The constraints imposed in SOA gate based networks lead to a preference for smaller numbers of stages (Williams et al, 2008;White et al, 2009).…”

Section: Multi-stage Interconnection Networkmentioning

confidence: 99%

Photonic Integrated Semiconductor Optical Amplifier Switch Circuits

Williams

2011

Advances in Optical Amplifiers

View full text Add to dashboard Cite

“…1b). The first parallel network is based on the 3-stage SPINet architecture, which is organized in the Omega topology [3]; the second parallel network is a 2-stage Banyan network. Multistage Banyan networks are advantageous as they provide interconnection for N ports with only log 2 N stages of N/2 switching nodes.…”

Section: Switching Fabric Architecturementioning

confidence: 99%

“…The switching fabric is based on an earlier demonstrated OPS network test-bed [3]. We have previously shown the flexibility of the architecture by implementing cross-layer information exchange between the OPS network and an interface buffer, thus mitigating unsuccessful transmission and packet loss through the network [4].…”

Section: Introductionmentioning

confidence: 99%