ACM SIGGRAPH 2005 Papers 2005
DOI: 10.1145/1186822.1073278
|View full text |Cite
|
Sign up to set email alerts
|

Cache-oblivious mesh layouts

Abstract: We present a novel method for computing cache-oblivious layouts of large meshes that improve the performance of interactive visualization and geometric processing algorithms. Given that the mesh is accessed in a reasonably coherent manner, we assume no particular data access patterns or cache parameters of the memory hierarchy involved in the computation. Furthermore, our formulation extends directly to computing layouts of multi-resolution and bounding volume hierarchies of large meshes. We develop a simple a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

1
57
0

Year Published

2006
2006
2017
2017

Publication Types

Select...
6
1
1

Relationship

2
6

Authors

Journals

citations
Cited by 47 publications
(58 citation statements)
references
References 39 publications
(28 reference statements)
1
57
0
Order By: Relevance
“…We would like to extend our algorithm to handle larger deforming models, which would require more efficient or localized update methods that only change the parts of the hierarchy that have deformed since the last frame. Also, we would like to investigate cache-coherent layout computation methods [42][43][44] of deforming models in order to efficiently handle them. Another interesting problem is the better use of multiprocessor architectures in the context of hierarchy construction and updates.…”
Section: Future Work and Conclusionmentioning
confidence: 99%
“…We would like to extend our algorithm to handle larger deforming models, which would require more efficient or localized update methods that only change the parts of the hierarchy that have deformed since the last frame. Also, we would like to investigate cache-coherent layout computation methods [42][43][44] of deforming models in order to efficiently handle them. Another interesting problem is the better use of multiprocessor architectures in the context of hierarchy construction and updates.…”
Section: Future Work and Conclusionmentioning
confidence: 99%
“…Extending this concept, the efficient use of extra vertex registers has not only been exploited in geometry compression [9,6] for bandwidth reduction, but also for improved rendering [21,5,38]. In [21], multi-register vertex caching is used to increase the locality of vertex references, which reduces geometry transfer and transform costs significantly.…”
Section: Related Workmentioning
confidence: 99%
“…In [21], multi-register vertex caching is used to increase the locality of vertex references, which reduces geometry transfer and transform costs significantly. Similarly to our approach, [38] construct triangle strips that enhance the use of the vertex cache, regardless of its size. Further, [5,36] also explore the relationship between mesh locality and triangle strips.…”
Section: Related Workmentioning
confidence: 99%
“…More specifically, this strategy splits the original point cloud into small datasets, then recursively merges their triangulations to complete the Delaunay triangulation. The merge of subsets and the modification of overlap areas is the most crucial step in the process [16]; (ii) Cache-efficient strategies, which act directly in the hardware memory (caches and virtual memory) [17]. These strategies can respond to optimized software for a particular cache architecture or software designed to cooperate well with any cache or virtual memory, regardless of the details of its architecture [18]; (iii) External memory strategies, which outsource the calculation through data structures stored on a disk [19].…”
Section: Introductionmentioning
confidence: 99%