2017
DOI: 10.1149/07704.0169ecst
|View full text |Cite
|
Sign up to set email alerts
|

CMP: Consideration of Stop-on Selectivity in Advanced Node Semiconductor Manufacturing Technology

Abstract: In advanced node semiconductor manufacturing, Chemical Mechanical Polish (CMP) is a critical process step in formation of many modules, from fin formation, replacement metal gate (RMG), Self-Aligned Contact (SAC), to interconnect. In each application, CMP's stop-on capability is increasingly seen as an essential element in gauging device integrity, and thus is critical to the successful implementation of a technology. This presentation discusses the critical importance of CMP selectivity, how selectivity is me… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 1 publication
0
2
0
Order By: Relevance
“…The scaling-down speed of nanoscale semiconductor devices has slowed down, owing to the lithography limit as a result of large surface topography and device structure complexity 12 – 17 . In particular, the need for chemical mechanical planarization (CMP) for the removal of such surface topography has increased in nanoscale semiconductor device fabrication 18 21 . Among the CMP processes, shallow trench isolation (STI) CMP is an essential fabrication process for all nanoscale semiconductor devices, and poly-Si stop CMP is also an inevitable fabrication process for three-dimensional (3D) NAND-flash memory 22 – 26 .…”
Section: Introductionmentioning
confidence: 99%
“…The scaling-down speed of nanoscale semiconductor devices has slowed down, owing to the lithography limit as a result of large surface topography and device structure complexity 12 – 17 . In particular, the need for chemical mechanical planarization (CMP) for the removal of such surface topography has increased in nanoscale semiconductor device fabrication 18 21 . Among the CMP processes, shallow trench isolation (STI) CMP is an essential fabrication process for all nanoscale semiconductor devices, and poly-Si stop CMP is also an inevitable fabrication process for three-dimensional (3D) NAND-flash memory 22 – 26 .…”
Section: Introductionmentioning
confidence: 99%
“…Chemical mechanical polishing (CMP) is currently used not only in the production of semiconductor devices 1,2 but also in the polishing of base silicon substrates for these devices, 3,4 glass substrates for hard disk drives, [5][6][7] sapphire substrates for LEDs, [8][9][10] and SiC substrates for power devices. [11][12][13][14] The majority of the process is automated, and most polishers for semiconductor devices are equipped with a variety of sensors, including a film thickness meter, to enable various realtime measurements while polishing.…”
mentioning
confidence: 99%