Comparison of electron and hole charge-discharge dynamics in germanium nanocrystal flash memories

Abstract

Electron and hole charge and discharge dynamics are studied on plasma enhanced chemical vapor deposition grown metal-oxide-silicon germanium nanocrystal flash memory devices. Electron and hole charge and discharge currents are observed to differ significantly and depend on annealing conditions chosen for the formation of nanocrystals. At low annealing temperatures, holes are seen to charge slower but to escape faster than electrons. They discharge slower than electrons when annealing temperatures are raised. The results suggest that discharge currents are dominated by the interface layer acting as a quantum well for holes and by direct tunneling for elec-trons. © 2008 American Institute of Physics

Synthesis of SixGe1–x Nanocrystals Using Hydrogen Silsesquioxane and Soluble Germanium Diiodide Complexes

“…2,3 Tailoring particle size can afford control over NC bandgaps by exploiting quantum size effects and is well-established. 4,5 Compositional modifications have also drawn substantial interest for tailoring optoelectronic properties through the incorporation of isovalent elements (e.g., Cd x Zn 1−x Se, 6 CdS x Se 1−x , 7,8 HgSe x S 1−x , 9 CdS x Te 1−x 10 ).…”

Silicon Nanocrystal Flash Memory

“…C-V measurements indicated charge storage in the nc-Ge dots in many recent literatures [102][103][104]. Turan found that the hole loss rate was dramatically reduced by Coulomb blockade from the nc-Ge dots [105]. It has also been observed that very different characteristics were obtained from the nc-Ge dots synthesized with different technologies [106,107].…”

Effects of local electric surface potential on holes charging process in uncapped germanium nanocrystal

“…The use of NCs to study the carriers trapping process has been investigated. [1][2][3][4][5][6][7][8][9] The NCs based memories exhibit many advantages such as insensitivity to local leakage current, weak power dissipation, better endurance, faster speeds of operations, CMOS compatibility, and the possibility of ultimate size reduction. To characterize structures containing NCs, experimental works investigated the macroscopic characterization of the charging effects by the use of standard techniques like as high frequency capacitance-voltage (C-V), 3-9 current-voltage (I-V), 1,2,4,6-8 and current-time (I-t) techniques.…”