Designing layout–timing independent quantum-dot cellular automata (QCA) circuits by global asynchrony

Choi, Myungsu; Patitz, Z.; Jin, B.; Feng, Tao; Park, Nohpill; Choi, Minsu

doi:10.1016/j.sysarc.2006.12.007

Cited by 21 publications

(7 citation statements)

References 30 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…One of the proposed solutions for this problem is to use an asynchronous delay insensitive logic, like Null Convention Logic (NCL) [Fant and Brandt. 1996] [Choi et al 2006] [Choi et al 2007]. In this logic every gate switches to a new value only when all the signals arrive at its inputs.…”

Section: A Asynchronous Solutions For Nano-magnetic Logic Circuitsmentioning

confidence: 99%

Asynchronous Solutions for Nanomagnetic Logic Circuits

Vacca

Graziano

Zamboni

2011

J. Emerg. Technol. Comput. Syst.

View full text Add to dashboard Cite

In the years to come new solutions will be required to overcome the limitations of scaled CMOS technology. One approach is to adopt Nano-Magnetic Logic Circuits, highly appealing for their extremely reduced power consumption. Despite the interesting nature of this approach, many problems arise when this technology is considered for real designs. The wire is the most critical of these problems from the circuit implementation point of view. It works as a pipelined interconnection, and its delay in terms of clock cycles depends on its length. Serious complications arise at the design phase, both in terms of synthesis and of physical design. One possible solution is the use of a delay insensitive asynchronous logic, Null Convention Logic (NCL TM ). Nevertheless its use has many negative consequences in terms of area occupation and speed loss with respect to a Boolean version. In this article we analyze and compare different solutions: nanomagnetic circuits based on full NCL, mixed Boolean-NCL, and fully Boolean logic. We discuss the advantages of these logics, but also the issues they raise. In particular we analyze feedback signals, which, due to their intrinsic pipelined nature, cause errors that still have not found a solution in the literature. The innovative arrangement we propose solves most of the problems and thus soundly increases the knowledge of this technology. The analysis is performed using a VHDL behavioral model we developed and a microprocessor we designed based on this model, as a sound and realistic test bench.

show abstract

Section: A Asynchronous Solutions For Nano-magnetic Logic Circuitsmentioning

confidence: 99%

Asynchronous Solutions for Nanomagnetic Logic Circuits

Vacca

Graziano

Zamboni

2011

J. Emerg. Technol. Comput. Syst.

View full text Add to dashboard Cite

show abstract

“…There are some design concerns taken into account to increase the robustness of the QCA circuits [3,44]. When generating QCA circuit designs, a significant effort should be made to keep the length of the wire within a given clocking zone to a minimum.…”

Section: The 2-1 Qca Mutiplexermentioning

confidence: 99%

Design and simulation of modular 2ⁿ to 1 quantum‐dot cellular automata (QCA) multiplexers

Mardiris

Karafyllidis

2009

Circuit Theory & Apps

View full text Add to dashboard Cite

SUMMARYIn this paper a novel design of a quantum-dot cellular automata (QCA) 2 to 1 multiplexer is presented. The QCA circuit is simulated and its operation is analyzed. A modular design and simulation methodology is developed, which can be used to design 2 n to 1 QCA multiplexers using the 2 to 1 QCA multiplexer as a building block. The design methodology is formulated in order to increase the circuit stability.

show abstract

“…In order to omit the "Layout = Timing" problem from QCA circuits, an asynchronous QCA circuit design methodology referred to as the GALS design, is proposed in [10,11]. This methodology integrates a delay-insensitive data encoding scheme called "Null Convention Logic (NCL)" [12] to the global network of QCA gates.…”

Section: Qca Design Free From Layout/timing Dependencymentioning

confidence: 99%

“…This challenge is referred to, as the "Layout = Timing" problem [8,9]. To solve this problem, a novel self-timed QCA circuit design methodology has been proposed in [10,11]. This method applies a delayinsensitive data encoding scheme, called NCL in QCA circuits to omit "Layout = Timing" problem [12].…”

Section: Introductionmentioning

confidence: 99%

Designing QCA Delay-Insensitive Serial Adder

Tabrizizadeh

Mohaqeq

Vafaei

2008

2008 First International Conference on Emerging Trends in Engineering and Technology

View full text Add to dashboard Cite

Although QCA (Quantum Dot Cellular Automata) has been introduced as a new kind of technology for over a decade, it still continues to be so and its merits and flaws are yet under study for future practical use. One of the problems of this technology is the dependency of its circuit timing to its layout. An asynchronous design methodology for QCA has been offered to solve this problem. The proposed methodology uses NCL (Null Convention Logic) to approach this issue. Since asynchronous registers play an important role in NCL methodology, to ease the problem this work is aimed to design asynchronous registers and employ them to construct a delay insensitive serial adder. The results obtained so far can be used to assess the required cell counts, and space in future QCA system design.

show abstract

Designing layout–timing independent quantum-dot cellular automata (QCA) circuits by global asynchrony

Cited by 21 publications

References 30 publications

Asynchronous Solutions for Nanomagnetic Logic Circuits

Asynchronous Solutions for Nanomagnetic Logic Circuits

Design and simulation of modular 2ⁿ to 1 quantum‐dot cellular automata (QCA) multiplexers

Designing QCA Delay-Insensitive Serial Adder

Contact Info

Product

Resources

About

Designing layout–timing independent quantum-dot cellular automata (QCA) circuits by global asynchrony

Cited by 21 publications

References 30 publications

Asynchronous Solutions for Nanomagnetic Logic Circuits

Asynchronous Solutions for Nanomagnetic Logic Circuits

Design and simulation of modular 2n to 1 quantum‐dot cellular automata (QCA) multiplexers

Designing QCA Delay-Insensitive Serial Adder

Contact Info

Product

Resources

About

Design and simulation of modular 2ⁿ to 1 quantum‐dot cellular automata (QCA) multiplexers