2018
DOI: 10.1016/j.tsf.2018.05.024
|View full text |Cite
|
Sign up to set email alerts
|

Effect of interfacial layer on device performance of metal oxide thin-film transistor with a multilayer high-k gate stack

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
8
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
7
1

Relationship

2
6

Authors

Journals

citations
Cited by 18 publications
(9 citation statements)
references
References 18 publications
0
8
0
Order By: Relevance
“…In addition to the traditional purpose of TFTs of display driving arrays, efforts have been made to implement integrated circuits (ICs) using metal-oxide TFTs. The extremely low leakage current and high uniformity enable circuits with a high level of integration [16,17]. Furthermore, a new type of electronic device using metal oxides has been developed recently [18,19].…”
Section: Introductionmentioning
confidence: 99%
“…In addition to the traditional purpose of TFTs of display driving arrays, efforts have been made to implement integrated circuits (ICs) using metal-oxide TFTs. The extremely low leakage current and high uniformity enable circuits with a high level of integration [16,17]. Furthermore, a new type of electronic device using metal oxides has been developed recently [18,19].…”
Section: Introductionmentioning
confidence: 99%
“…Among of them, gallium oxide (Ga 2 O 3 ) is well-known for its wide bandgap (E g ~ 4.9 eV), high dielectric constant, and compatible fabrication since it can be fabricated at room temperature 19–21 . In addition, gallium (Ga) is commonly used in the display industry to control the oxygen vacancy in the InGaZnO material due to its ease of combination with oxygen ions 22 . Therefore, Ga 2 O 3 can be considered as one of the promising candidates for RRAM devices.…”
Section: Introductionmentioning
confidence: 99%
“…42 Besides, the multilayer gate insulator structure can effectively improve the hysteresis of the TFT device by its heterostructure with large conduction band offset between HfO 2 and TiO 2 . 32 However, all the TFT devices have been applied with the same gate insulator stacks, which also show similar capacitance values. Therefore, the sample with SCCO 2 + H 2 O 2 treatment exhibits an extremely low value of hysteresis (<47 mV), which can be attributed to the interface quality improvement and bulk trap passivation by the forceful oxidative cosolvent.…”
Section: ■ Results and Discussionmentioning
confidence: 99%
“…It was reported that the multilayer GI structure was conducive to reducing the gate leakage current and increasing the effective dielectric constant without any annealing process. 32 Sequentially, the IWO active layer was formed with the optimized condition and followed by the different post-treatments (SCF or vapor) mentioned above. Afterward, in order to achieve high-conductivity metal contact and a relatively low work function, the drain (D) and source (S) electrodes were deposited with a 300 nm-thick aluminum layer using a thermal coater.…”
Section: ■ Experimental Methodsmentioning
confidence: 99%
See 1 more Smart Citation