2020
DOI: 10.5573/jsts.2020.20.4.349
|View full text |Cite
|
Sign up to set email alerts
|

Effects of Work-function Variation on Performance of Junctionless and Inversion-mode Dual-metal Gate Nanowire Transistors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…The enhancement of DIBL, V th roll-off and SS is directly contributed by the metal-gate workfunction tuning [7]. Dai et al (2020) have also reported that tuning the metal-gate workfunction is the key factor in achieving better output properties of junction-less transistor [5].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…The enhancement of DIBL, V th roll-off and SS is directly contributed by the metal-gate workfunction tuning [7]. Dai et al (2020) have also reported that tuning the metal-gate workfunction is the key factor in achieving better output properties of junction-less transistor [5].…”
Section: Introductionmentioning
confidence: 99%
“…However, it is widely known that the SS of a MOSFET is notoriously difficult to minimize at room temperature, owing to the fact that its operation is reliant on thermionic carrier injection [1]. Junction-less ultrathin channel transistors may be a potential option for a next-generation low-power device due to its low SS at room temperature and strong complementary MOS (CMOS) process compatibility [2][3][4][5]. Nevertheless, there are still several hurdles to overcome before commercialization, including leakage current from unwanted drain-side tunneling and poor I ON .…”
Section: Introductionmentioning
confidence: 99%