2012
DOI: 10.1007/s00450-012-0228-y
|View full text |Cite|
|
Sign up to set email alerts
|

Energy-aware analysis of electrically long high speed I/O links

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
2

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(5 citation statements)
references
References 5 publications
0
5
0
Order By: Relevance
“…2. With I R = 0 (since the receiver input impedance is included in the value of Z R ), the input impedance of the complete channel model becomes [21] …”
Section: A Equivalent Circuit For Power Evaluationmentioning
confidence: 99%
See 2 more Smart Citations
“…2. With I R = 0 (since the receiver input impedance is included in the value of Z R ), the input impedance of the complete channel model becomes [21] …”
Section: A Equivalent Circuit For Power Evaluationmentioning
confidence: 99%
“…Fig. 3, using the calculation approach described in [21]. (a) Comparison of the total link input power P total = V 2 T · Re{Z −1 in }, for V T = 1 V for the configurations without and with ground vias.…”
Section: B Evaluation For a Simple Test Casementioning
confidence: 99%
See 1 more Smart Citation
“…A typical data transmission that system includes driver, receiver, and interconnect is shown in Figure 1 below. While most effort has been concentrated on the on-chip circuit and interconnects' optimization [2][3][4][5][6][7][8], the energy-aware off-chip interconnect optimization in the transceiver circuit has not been investigated thoroughly so far [9,10]. The authors in [2][3][4] focused on energy-efficient on-chip interconnect design.…”
Section: Introductionmentioning
confidence: 99%
“…Secondly, voltage swing reduction at the transmitter due to the signal loss and crosstalk always degrades the receiver signal quality at the receiver. On the other hand, the authors in [9,10] are concerned with energy-efficiency evaluation for the off-chip interconnect, while the approach in [9] proposes an energy-aware analysis with analytical formulas using frequency-domain information. The authors in [10] provide a more comprehensive methodology to evaluate the energy efficiency of the I/O links.…”
Section: Introductionmentioning
confidence: 99%