Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design 2012
DOI: 10.1145/2333660.2333696
|View full text |Cite
|
Sign up to set email alerts
|

Energy-optimal caches with guaranteed lifetime

Abstract: This work addresses the aging of the memory sub-system due to NBTI (Negative Bias Temperature Instability) in systems that have to provide a guaranteed level of service, and specifically, a guaranteed lifetime. Our approach leverages a novel cache architecture in which a smart joint use of redundancy and power management allows us to obtain caches that meet a desired lifetime target with minimal energy consumption. This is made possible by exploiting the possibility of putting the cache sub-block used for redu… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2013
2013
2019
2019

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 18 publications
0
3
0
Order By: Relevance
“…Recent approaches have also proposed NBTI-aware power-gating [10], [11], [17] that exploits a circuit's sleep state that is intrinsically immune to aging. It has been used for inactive portion of the cache to meet a given lifetime target [11].…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…Recent approaches have also proposed NBTI-aware power-gating [10], [11], [17] that exploits a circuit's sleep state that is intrinsically immune to aging. It has been used for inactive portion of the cache to meet a given lifetime target [11].…”
Section: Related Workmentioning
confidence: 99%
“…It has been used for inactive portion of the cache to meet a given lifetime target [11]. An orthogonal problem is aging of PMOS sleep-transistors which is critical to lifetime of whole system.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation