2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) 2018
DOI: 10.1109/async.2018.00024
|View full text |Cite
|
Sign up to set email alerts
|

Explaining Metastability in Real Synchronizers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 10 publications
0
2
0
Order By: Relevance
“…To obtain a general understanding of the resolution behavior, we defined a regular grid in the plane, started a transient simulation with V out close to the metastable value V M and then determined for each grid point the respective slope of V out on a logarithmic scale, i.e., the responsiveness r = ln (V out ) = V out /V out . The same figure of merit was already used by Reiher et al [20] to describe the responsiveness of synchronizers. For exponential trajectories r = 1/τ is achieved.…”
Section: ) Application To Circuit Opampmentioning
confidence: 88%
“…To obtain a general understanding of the resolution behavior, we defined a regular grid in the plane, started a transient simulation with V out close to the metastable value V M and then determined for each grid point the respective slope of V out on a logarithmic scale, i.e., the responsiveness r = ln (V out ) = V out /V out . The same figure of merit was already used by Reiher et al [20] to describe the responsiveness of synchronizers. For exponential trajectories r = 1/τ is achieved.…”
Section: ) Application To Circuit Opampmentioning
confidence: 88%
“…It can be easily retraced that a properly placed up-pulse on the reset input R does the trick. Note that a similar approach was used by Reiher et al [9] to prolong the metastability of synchronizers. 2) Set and Reset Input Pulse: SPICE simulations shown in Fig.…”
Section: Sr Latchmentioning
confidence: 99%